Objectives

The purpose of this lab is to design, synthesize, simulate and test a 32x32 Register File which handles reading two registers simultaneously, synchronous writing to any register and an asynchronous reset. The register file will be built upon and used as part of a more complex CPU design in future labs.




Figure 1: Register file block diagram.

Procedure

This lab follows the procedure outlined in Parts I, II, III, and IV of the tutorial "Digital Logic Simulation and Synthesis Using Modelsim, Precision RTL, and Xilinx ISE". The end-goal is to simulate, synthesize and download to the Xilinx FPGA board the 32-bit ALU described below in the LAB 2 manual.

Requirements

- 1) Implement the Register File using any style of VHDL
- 2) Asynchronous reset
- 3) Asynchronous reading of 2 registers
- 4) Synchronous write to any register via write and datain

Results

Entity for regfile:


```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use ieee.numeric_std.ALL;
-- Register implementation based on my stack from COEN 313
-- Assumptions:
               Inverted outputs
               WRITE simply overwrites data
entity regfile is
   port(
    --inputs
       DATA_IN : in std_logic_vector(31 downto 0);
       RESET : in std logic;
       CLK : in std logic;
       WRITE : in std logic;
       READ_A : in std_logic_vector(4 downto 0);
        READ_B : in std_logic_vector(4 downto 0);
        WRITE ADDRESS : in std logic vector (4 downto 0);
    --outputs
       OUT_A : out std_logic_vector(31 downto 0);
        OUT_B : out std logic vector(31 downto 0));
end reafile ;
```

Architecture of regfile:


I used an array of 32 32bit vectors to represent my registers. read_a and read_b addresses are converted to integers and used as index to my array to access the register they represent.

```
architecture lab2 of regfile is
    type mem_type is array(31 downto 0) of std_logic_vector(31 downto 0);
    signal registers : mem_type := (others => (others => '0'));
    constant top ptr : integer:= 0;
    constant bot ptr : integer:= 31;
   begin
       OUT A <= registers(to integer(unsigned(READ A)));
       OUT B <= registers(to integer(unsigned(READ B)));
        --Reset/Writefunctionality (in order of priority)
        func : process(CLK, WRITE, RESET)
            variable temp index: integer := 0;
            begin
                -- Asynchronous reset
                -- Resets EVERYTHING, stack registers & shadow registers
               if (RESET = '0') then
                        for i in top ptr to bot ptr loop
                           registers(i) <= (others => '0');
                        end loop;
                -- Synchronous with rising edge of CLK
                elsif (rising_edge(CLK)) then
                    -- WRITE (force)
                    -- This function will overwrite data at register[write address]
                    if (WRITE = '0') then
                        temp index := to integer(unsigned(WRITE ADDRESS));
                        -- check if write_address corresponds to a valid entry in regfile
                        if ((bot_ptr >= temp_index) and (temp_index >= top_ptr)) then
                            registers(temp_index) <= DATA_IN;
                        end if;
                    else
                       -- do nothing
                    end if;
                else
                    -- do nothing
                end if;
        end process;
end lab2;
```

Synthesized circuit:



Technology mapped circuit:



Simulation Results

Cursor 1	Now Now	*	*	• (2)	.	• (4)	.	.	*	• (8)	• (9)	• (10)	*	(12)	4	-	(12)	>4		>4	-4	(19)		(91)	•	•	• (24)	.	•	.	• (28)	.	.	3.	.	*	*	➡	<pre>■.◆ /regfile/read_b</pre>	<pre>■</pre>	<pre>/regfile/write</pre>	□ /regfile/dat	→ \negtile\cix	/regfile/reset
2 ns	182 ns		00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	000000000	000000000	00000000	00000000	00000000	0000000	0000000	00000000	0000000	00000000	00000000	0000000	0000000	00000000	00000000	00000000	00000000	00000000	000000000	00000000	00000000	00000000	00000000		000000	00000000	00000000	00001	00001	00000	₽	FAFA3B3B		4
	8 -	16.31		0000	00000000			0000		0000	00000	00000	00000	-					2000				<u> </u>	_				_	_			000		00000	0000	00000	00000	0001	00001	00000		FAFA3B3B		
	4 ns	000	000	000	000	8	000	000	000	000	000	000	000	000	UUU		3 8	8			000	3 8				000	000	8	8	000	000	000	000	0000	000000	000	000					B3B		
	- 8 ms -		FAFA3B3B)FAFA3B3B]
	12 ns)FAFA3B3B		0 (5000000))FAFA3B3B)FAFA3B3B	11110	11110	(11110]
	16 ns 20																																3		000000000000000000000000000000000000000		ω							1
) ns 24 ns		00000001																																**************************************			00001				00000001]
	28 ns		ľΙ	000000002																																		00010				00000002]
	32 ns				50000000)jooj(100000			00011 00100				00000003 000		
	36 ns 40 ns					00000004																													0000 [[0000]			00 00101				00004 00000]
	ns 44 ns						Ш	90000000(\{00000\{0000do\{000000			00110				00000003]

ns to			1-11				a -l			1-1		-	+			•				-	II	B	B			- -	 	- 1	* ·	*	• • •	+	+	*	*	*
Nou Cursor 1 93 ns	£ (1)	9 (æ (£	9	(6)	(7)	@ <u>{</u>	(9)	(10)	(1)	(15)	(17)	(15)	(16)	(17)	(18)	(19)	(20)	(21)	(22)	(23)	(24)	(25)	(26)	(27)	(S)	(Q) (Q)	(31)	/regfile/reg	/regfile/out_b	/regrile/out a			/regfile/write	/regfile/clk	/regfile/reset
182 ns	00000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	0000000	00000000	00000000	0000000	00000000	00000000	000000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	0000000	00000000	00000000	00000000000000	00000000	00000000	00001	00000	1	O	
48						(000000007){{000000		00111			10000007	11	
52 ns							80000000	M																					000000)[0		1010000101			0000000		
56 ns -							000000	- 11	annonnal																				0000)[5000		01010 10010					
ns 64 ns									ACCOUNTING TOUCH	1000000																			00)[00000		0 /01011			DOCOCCO DOCCCO DOCCCO DE D		
% - - 86 - - 87 -									 6		10000000){[000000		JOI 100			10000000		1
72 ns											100000000	ΙL																	. :000000		LOTIOI /			0000000		1
76 ns												DODOOOF	Ш																00000)[0		101 10 101	1				+
80													(0000000F	IL J															0000)[000		111 /10000			10000		-
#														00000010)00000011														/\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$00000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$000000\\$0000000\\$0000000\\$00000000		<u> </u>	+		110000000		
76. Us -															Ш	000													: : : : :		1001			000•	11	+

T

:o 185	Now Now	\$ C	(A)			(£)		(6)			(9) oc	♦ (10)	• (11) 00						□ ◆ (17) 00	♦ (18)	(19)	÷ (20)	♦ (21)	(22)	(23)		(20)	(2) (2)		÷ (29)		• (31)	.♦ /regfile/reg	<pre>/regfile/out_b</pre>	<pre>/regfile/out_a</pre>	/regfile/wri	*** /regfile/read_a 11	/negfile/write	<u>:</u>	<pre>/regfile/reset 1 /regfile/clk 0</pre>
1 22	182 ns		10000000	00000002	00000000	00000004	00000005	00000006	00000007	80000000	00000009	0000000A	0000000В	0000000C	0000000D	0000000E	0000000F	00000010	00000011	00000012	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	FAFA3B3B	00000000	00000000000000	FAFA3B3B	FAFA3B3B	10010	11110)	00000012	
	1 1 1 96 ns	0000000	10000000	2000000	00000008	00000004	00000005	90000000	40000000	80000000	60000000	H0000000	80000000B	0000000C	0000000D	30000000€	0000000F	00000010	00000011	00000012	0)00000013	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	FAFA3B3B	00000000	000003(3	FAFA3B3B	FAFA3B3B	1 (10011	11110	\ \ \	0)00000013	
ı	100 ns																					00000014	000){50000){500000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{5000000}{50000000}{50000000}{50000000}{5000000}{50000000}{5000000}{5000000}{5000000}{5000000}{5000000}{50000000}{5000000}{5000000}{5000000}{50000000}{50000000000			110100 110			00000013 00000014 00000015 00000016 00000017 00000018 00000019 0000001A	<u> </u>
ı	104 ns 108																						00000015	00000016									0000 [[00000			10101 10110			000015 000000	
ı	ns 112 ns																								00000017								0 {{000000			10111			016 000000017	
ı	116 ns																									00000018][[00000][[0			111000 111			00000018 000	}
ı	120 ns 124																									OTO COL	JOUUUULH						0000 (20000			11001 11010			000019)000000	
	ns 128 ns)0000001B). i.)[000000		Н)11011			- 1 - 1	
	132 ns																												0000001C	LJ			£000000)E			111100 11		+	0000001B 0000001C 00000001D	
	136 ns																													0000001D			00000			111101			000001D	

11100 11100 11110 111111	12 ns to 185 ns	Now Now		• (0)	E	8	<u>(</u>	i ((F)) <u>(</u>	S	9 6	9	(10)	(11)	(12)	(13)	(14)	(15)	(16)	(17)		(19)	(20)	(21)	(22)	(23)	(24)	(25)		(27)	(28)	(29)		• (31)	/regfile/reg	<pre>/regfile/out_b</pre>	.♦ /regfile/out_a	♦ /regfile/wri	<pre></pre>	m	/meofile/write 0	/noorbile/dat	/regfile/reset 1	
168 ns 172 ns 176 ns 18		182 ns		0000000	TOOOOO	0000002	0000003	0000004	0000005	0000006	000000/	8000000	0000009	HODOOO	000000B	0000000	000000D	000000E	000000F	0000010	0000011	00000012	00000000	00000000	00000000	0000000	0000000	000000	0000000	0000000	00000000	00000000	00000000	FAFA3B3B			AFA3B3B	AFA3B3B	0010	1110	1110	2100000	0000015		
		ns 140 ns 144 ns 148 ns 152 ns 156 ns 160 ns 164 ns 168 ns 172 ns 176 ns 180																															ш	III	1000001	0011110 } {00000000000000000000000000000			\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\			Modowoth Monopolit	NOODOOT NOODOOT NOODOOT		

Configuration file (I/O mapping):

Not implemented in this lab due to lack of inputs&outputs

Precision.log file:

```
# Info: [9566]: Logging session transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/precision.log
# COMMAND: new_project -name regfile -folder /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV -createimpl_name regfile_impl_1
# Info: [9574]: Input directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV -createimpl_name regfile_impl_1
# Info: [9599]: Moving session transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/precision.log
# Info: [9555]: Created project /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9555]: Created directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9559]: Created directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: The Results Directory has been set to: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: The Results Directory has been set to: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcript to file /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1
# Info: [9575]: Logging notice transcrip
   # Info: [9566]: Logging project transcript to file /nfs/home/j/j_abba/Modelsim/LBB2/FPGA_ADV/regfile_impl_l/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/j/j_abba/Modelsim/LBB2/FPGA_ADV/regfile_impl_l/precision.log.suppressed
# Info: [9556]: Activated implementation regfile_impl_l in project /nfs/home/j/j_abba/Modelsim/LBB2/FPGA_ADV/regfile_impl_l/precision.log.suppressed
# Info: [9550]: Activated implementation regfile_impl_l in project /nfs/home/j/j_abba/Modelsim/LBB2/FPGA_ADV - createimpl_name regfile_impl_l
 new project -name regitle -folder /nfs/home/j/j_abba/Modelsim/LAB2/FFGA_AUV -createimpl_name regitle -folder /nfs/home/j/j_abba/Modelsim/LAB2/FFGA_AUV -createimpl_name regitle -folder /nd -folder -f
     # Info: [7512]: The place and route tool for current technology is ISE.
   setup_design -manufacturer Xilinx -family "VIRTEX-II Fro" -part 2VF2Off896 -speed -7

# COMMAND: setup_design -frequency 100 -max_fanout=10000

# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
   s into: [373]. The global has labout is chitenly set to 10000 for Allina - Variable 170.

setup design - frequency 100 - max fanout=10000

$ COMMAND: compile

$ Info: [302]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.

$ Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilina_rename.tcl
# Info: XILINX

# Info: [40000]: whilorder, Release 2016a.7

# Info: [40000]: hiles sorted successfully.

# Info: [40000]: hiles for the design is set to: regfile.

# Info: [659]: Top module of the design is set to: regfile.

# Info: [659]: Current working directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/../Code/regfile_whd"...

# Info: [40000]: ERIC-Driver, Release RTIC-Precision 2016a.7

# Info: [40000]: Last compiled on Jun 2 2016 06:11:46

# Info: [40501]: Partitioning design ....

# Info: [40000]: ARIC-Ompiler, Release RTIC-Precision 2016a.7

# Info: [40000]: ARIC-compiled on Jun 2 2016 06:47:43
     # Info: XILINX
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun 2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.regfile(lab2): Pre-processing...
# Info: [44522]: Root Module work.regfile(lab2): Compiling ...
# Info: [44523]: Info: [44523]: Root Module work.regfile(lab2): Compiling ...
# Info: [44523]: Total CFU time for compilation: 0.0 secs.
# Info: [44533]: Overall running time for compilation: 1.0 secs.
# Info: [657]: Current working directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1.
# Info: [15330]: Doing rtl optimisations.
     # Info: [660]: Finished compiling design
   # Anno (coop): Lansanea compiling design.
compile
# COMMAND: synthesise
# Info: [657]: Current working directory: /nfs/home/j/j_abba/Modelsim/LAB2/FPGA_ADV/regfile_impl_1.
 # Info: [657]: Current working directory: /nfs/home/j/j_abba/Modelsim/LAB2/FFGA_ADU/regfile_impl_1.
# Info: [201013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view: work.regfile.lab2
# Info: [15002]: Optimizing design view: work.regfile.lab2
# Info: [8048]: Added global buffer BUFGF for Fort port:CLK
# Info: [8048]: Added global buffer BUFGF for Fort port:CLK
# Info: [807]: Writing file: /nfs/home/j/j_abba/Modelsim/LAB2/FFGA_ADU/regfile_impl_1/regfile.edf.
# Info: [807]: Writing file: /nfs/home/j/j_abba/Modelsim/LAB2/FFGA_ADU/regfile_impl_1/regfile.ucf.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12046]: Timing reports generation done.
# Info: [12046]: Finithed synthetizing design
# Info: [12046]: Finithed synthetizing design
# Info: [12046]: Finithed synthetizing design
 # Info: [1809]: Total CPU time for synthesis: 1.2 s secs.
# Info: [11019]: Total CPU time for synthesis: 1.2 s secs.
# Info: [11020]: Overall running time for synthesis: 1.9 s secs.
```

I got no warnings or errors!

Conclusion

In conclusion, in this lab I successfully implemented a 32x32 Register File. The code compiled and simulated using Modelsim which allowed confirming its correctness. The RTL schematic was generated to obtain a physical representation of the entity and using the precision log we were able to identify possible mistakes and errors (it was clean).

The given DO file in this lab didn't properly test the reset function, since it resets before even filling the register file. I did actually test this manually and it worked properly although that's not shown in my screenshots.

Since the FPGA board has very limited number of inputs, in this lab we did not actually map any inputs and physically test the design on the board. Although, I still generated a bit-file with the Xilinx tools to make sure all is well.

Regardless, in the future it will be easy to instantiate my 32x32 register file and use it as part of a larger design of a CPU.