


### Operating System Design and Implementation

Interrupt and Interrupt Handling


Shiao-Li Tsao















# Step 2: Connect your keypad to your X86 (Cont.)


• 8086 and related chipsets


















# Step 3: Write an x86 program/read the inputs

- Assembly codes
  - Mapping to an address
    - MOV
  - Mapping to a I/O port
    - IN/OUT













### Step 5: Write an 8051 program


```
scan_key:mov P2,#0ffh
     clr P2.4
     mov a, P2
     anl a,#00001111b
     cjne a,#00001111b,Row0
     setb P2.4
     clr P2.5
     mov a, P2
     anl a,#00001111b
     cjne a,#00001111b,Row1
     setb P2.5
     clr P2.6
     mov a, P2
     anl a,#00001111b
     cjne a,#00001111b,Row2
     setb P2.6
     clr P2.7
     mov a, P2
     anl a,#00001111b
     cjne a,#00001111b,Row3
     setb P2.7
     ret
```












































Bus	Boundary address	Peripheral
	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 9400 - 0x4003 FFFF	Reserved
	0x4002 9000 - 0x4002 93FF	
	0x4002 8C00 - 0x4002 8FFF	
	0x4002 8800 - 0x4002 8BFF	ETHERNET MAC
	0x4002 8400 - 0x4002 87FF	
	0x4002 8000 - 0x4002 83FF	
	0x4002 6800 - 0x4002 7FFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
AUDA	0x4002 3C00 - 0x4002 3FFF	Flash interface register
AHB1	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2400 - 0x4002 2FFF	Reserved
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA
	0x4001 5800- 0x4001 FFFF	Reserved

#### **GPIO** resources

- Each general-purpose I/O port has
  - four 32-bit configuration registers (GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR and GPIOx\_PUPDR)
  - two 32-bit data registers (GPIOx\_IDR and GPIOx\_ODR)
  - a 32-bit set/reset register (GPIOx\_BSRR)
  - a 32-bit locking register (GPIOx\_LCKR)
  - two 32-bit alternate function selection register (GPIOx\_AFRH and GPIOx\_AFRL)

MODER(i) [1:0]	OTYPER(i)		EDR(i) 3:A]		DR(i) :0]	I/O configuration		
	0	SPEED [B:A]		0	0	GP output	PP	
	0			0	1	GP output	PP + PU	
	0			1	0	GP output	PP + PD	
01	0			1	1	Reserved		
	1			0	0	GP output	OD	
	1			0	1	GP output	OD + PU	
	1	1		1	0	GP output	OD + PD	
	1			1	1	Reserved (GP output OD)		
MODER(i) [1:0]	OTYPER(i)		EEDR(i) B:A]	PUP	DR(i) :0]	I/O configuration		
10	0			0	0	AF	PP	
	0	1		0	1	AF	PP + PL	
	0	1		1	0	AF PP+		
	0	SPEED [B:A]		1	1	Reserved		
	1			0	0	AF OD		
	1			0	1	AF OD+		
	1	1		1	0	AF OD + F		
	1			1	1	Reserved	-	
	×	х	х	0	0	Input	Floating	
00	×	×	×	0	1	Input	PU	
	×	х	х	1	0	Input	PD	
	×	×	×	1	1	Reserved (inp	ut floating)	
11	×	х	х	0	0	Input/output	Analog	
	×	×	×	0	1			
	×	x x		1	0	Reserved		

37

- #define GPIOD\_BASE (AHB1PERIPH\_BASE + 0x0C00)
- #define AHB1PERIPH\_BASE (PERIPH\_BASE + 0x00020000)
- #define PERIPH\_BASE ((uint32\_t)0x4000000)

```
typedef struct
    _IO uint32_t MODER;
                         /*!< GPIO port mode register,
offset: 0x00
   _IO uint32_t OTYPER; /*!< GPIO port output type register,
                                                                          Address
offset: 0x04
   _IO uint32_t OSPEEDR; /*!< GPIO port output speed register,
                                                                          Address
__IO uint32_t PUPDR;
offset: 0x0C */
                          /*!< GPIO port pull-up/pull-down register, Address
                         /*!< GPIO port input data register,</pre>
__IO uint32_t IDR;
offset: 0x10 */
                                                                          Address
__IO uint32_t ODR;
offset: 0x14 */
                          /*!< GPIO port output data register,</pre>
                                                                          Address
                          /*!< GPIO port bit set/reset low register, Address
    _IO uint16_t BSRRL;
offset: 0x18
   __IO uint16_t BSRRH;
                          /*!< GPIO port bit set/reset high register, Address
offset: 0x1A
   _IO uint32_t LCKR;
                           /*!< GPIO port configuration lock register, Address
offset: 0x1C
  __IO uint32_t AFR[2]; /*!< GPIO alternate function registers,
                                                                          Address
offset: 0x20-0x24 */
} GPIO_TypeDef;
                                                                                         39
```

### GPIOx->MODER: GPIOx bus pin mode

-0x55000000



Bits 2y/2y+1 MODERy[1:0]: Port x configuration bits (y = 0.15)
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
10: General purpose output rripde
10: Alternate function mode
11: Analog mode

- GPIOx->OSPEEDR: GPIOx bus speed
  - High speed (100MHz)
  - 0xFF000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPE [1	EDR15		EDR14		EDR13		EDR12 :0]		EDR11		EDR10		EDR9		EDR8
rw	rw	nr.	PW:	PW	ne:	rw ·	rw	rw .	TW	PW:	rw	rw	rw	tw	rw
15	14	13	12	11	10	9	.8	7	6	.5	4	3	2	-1	0
OSPEEDR7[1:0]		OSPEE	DR6[1:0]	OSPEEDRS[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDRZ[1:0]		OSPEEDR1		OSPEEDRO 1:0]	
rw	ľW	PW.	rw	rw	rw.	tw	tw	rw.	rw.	TW.	IW	PW.	rw	TW .	rw

Bits 2y.2y+1 OSPEEDRy(1:0): Port x configuration bits (y=0,15) These bits are written by software to configure the I/O output speed. 0: Low speed 0:1. Medium speed 10: Fast speed 1:1- High speed 1:1- High speed Note: Refer to the product datasheets for the values of OSPEEDRy bits versus  $V_{DO}$  range and external load.