


Direct Mapped

- 32 bit CPU ADDR
- 8 bit data bus
- Cache Lin - 4 Bytes
- CPU sends 32-bit ADDR & gets back a Byte either from cache or DRAM
- 64KB Data Cache - 16K lines x 4B per line

Code

```
struct cacheEntry {
```

```
    unsigned short upperAddr; // 16 bit e.g. 32/2
```

```
    bool validFlag;
```

```
    bool LRUFlag;
```

```
    char data[4]; // data 32-bit bus
```

```
};
```

```
struct cacheEntry way0[16384]; // 2^14, 2 left for dram
```

```
unsigned int cPUAddr; // 32-bit CPU address
```

```
unsigned short cPULower, cPUUpper; //
```

```
cPULower = 0x0000ffff; cPUAddr & 0x0000ffff;
```

```
cPUUpper = (cPUAddr & 0xffff0000) >> 16;
```



~~rd = rs + rt~~

~~rs = \$8~~

~~rt = \$9~~

~~How to check \$8 value?~~

~~if (cPUUpper == way @ [cPULower].upperAddr) {~~ // check upper Addr  
~~"Hit"~~

byteNo = cPULower & 3;

setNo = (cPULower & 0xfff) >> 2;

if (cPUUpper == way @ [cPULower setNo].upperAddr) {  
    way @ [setNo].data [byteNo];  
}