

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C


C

B

B





A

A



AMC Port3: FABRIC or MGT

0402 R/C switches select between FABRIC or MGT for Port 3
select FABRIC default (OR between 1 & 3)





*** Quad 115 Trx3 = X0Y19 = PCIe x4 Lane 0 ==> AMC P4 ***
*** Quad 115 Trx2 = X0Y18 = PCIe x4 Lane 1 ==> AMC P5 ***
*** Quad 115 Trx1 = X0Y17 = PCIe x4 Lane 2 ==> AMC P6 ***
*** Quad 115 Trx0 = X0Y16 = PCIe x4 Lane 3 ==> AMC P7 ***

*** see UG477, 4723 & UG476 p342 ***

Throughout the design "GND" refers to "Logic Ground" in the AMC spec
DNF resistor between shelf and logic ground should be located reasonably close to the face plate

COMPANY: Imperial College/CERN			
TITLE: AMC			
24.4.13_C490/0201/100nF added.			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 2 of 26
RELEASED: <Released By>	DATED: <Release Date>		





D

D

C

C


B

B

A

A

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: Imperial College/CERN		TITLE: K7_CONFIG	
CODE: <Code>	SIZE: A2	DRAWING NO: FC7-R2	REV: v37
SCALE: <Scale>		SHEET: 5 of 26	

6

5

4

3

2


1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

CDCE62005 on top side.
Foresee space for heatsink

DISTRIBUTION & TTC MGT CLOCKING

COMPANY: Imperial College/CERN			
TITLE: CLK_DIST_TTC			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 8 of 26
RELEASED: <Released By>	DATED: <Release Date>		



solder switches select between
COAX CLK IN or COAX CLK OUT (from CDCE)
COAX CLK IN default (0R between 1 & 3)

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C








C

B

B

A

A



STD PROTOCOL CLOCKING

COMPANY: Imperial College/CERN			
TITLE: CLK_DIST_STD			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 9 of 26
RELEASED: <Released By>	DATED: <Release Date>		

6

5


4

3

2


1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TTC MGT CLOCK PHASE MONITORING

COMPANY: Imperial College/CERN			
TITLE: CLK_DIST_MON			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE:	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 10 26
RELEASED: <Released By>	DATED: <Release Date>		



6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

LED locations according to Fig 2.18 AMC.0 R2.0 spec and Schroff "AMC-MODULE_LIGHTPIPE.pdf"
LED1 and LED2 at top of card (component side)
LED2-Opt at top of card (non-component side)
Blue LED at bottom of card (non-component side)
LED4 is a spare (I would place it near to LED1/LED2)

D

D

C





C

B


B

A

A




There is one 22nF/0.1uF cap per VDDIO or VDDANA pin
The 1nF between VDDCORE and GNDCORE should be close to the pins.
The 1nF between VDDIN and GNDCORE should be close to the pins.



VDDIO & VDDANA

Inverting buffer required
Open drain acceptable
U14 deleted ,U35+R33 added _Sarah 8.5.12



Use EIA Class 1 dielectric or part number specified for crystal caps

COMPANY: Imperial College/CERN			
TITLE: UC			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 12 26
RELEASED: <Released By>	DATED: <Release Date>		

6

5






4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




Better to have this on MP?



COMPANY: Imperial College/CERN			
TITLE: UC_PERIPHERALS_1			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE:	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: v37	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	
SHEET: 13		26	




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




VCCINT & VCCBRAM: Minimum Required




decoupling for XC7K480T part







VCCO_X: Minimum Required



VCCAUX: Minimum Required



VCCO_0: Minimum Required



COMPANY: Imperial College/CERN			
TITLE: K7_POWER			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE:	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: v37	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	
		SHEET: 15 26	

6

5


4

3


2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Imperial College/CERN				
TITLE: K7_GND				
>	CODE:	SIZE:	DRAWING NO:	REV:
<Code>	A2	FC7-R2	v37	
SCALE: <Scale>			SHEET: 16	26



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

				COMPANY: Imperial College/CERN				
				TITLE: K7_MGT_POWER				
P.Vichoudis, M.Pesaresi	DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015						
	CHECKED: <Checked By>	DATED: <Checked Date>	CODE: <Code>	SIZE: A2	DRAWING NO: FC7-R2		REV: v37	
	QUALITY CONTROL: <QC By>	DATED: <QC Date>						
	RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>		SHEET: 17 26			

6

5

4



3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

FMC +12V, +3.3V, VADJ supply gating logic
place close to L12 FMC connector/sense resistors



COMPANY: Imperial College/CERN			
TITLE: FMC_L12_POWER			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	REVISION NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 18 26
RELEASED: <Released By>	DATED: <Release Date>		

6

5

4



3

2


1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



FMC +12V, +3.3V, VADJ supply gating logic
place close to L8 FMC connector/sense resistors



By FMC L8
Address, 0b1001100X



By FMC L8
Address, 0b1001101X



COMPANY: Imperial College/CERN			
TITLE: FMC_L8_POWER			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: FC7-R2	REV: v37
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 19 26
RELEASED: <Released By>	DATED: <Release Date>		

6

5

4


3

2






1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





additional main supply decoupling



try to fit each network as close to each ferrite/sense resistor as possible
there is one 330uF tant per power supply - can go anywhere



DRAWN: P.Vichoudis, M.Pesaresi		DATED: 18.03.2015		COMPANY: Imperial College/CERN			
CHECKED: <Checked By>		DATED: <Checked Date>		TITLE: GEN_POWER			
QUALITY CONTROL: <QC By>		DATED: <QC Date>		CODE: <Code>	SIZE: A2	DRAWING NO: FC7-R2	REV: v37
RELEASED: <Released By>		DATED: <Release Date>		SCALE: <Scale>		SHEET: 20 of 26	



COMPANY:				Imperial College/CERN			
TITLE:				POWER_1.0V			
CODE:		SIZE:		DRAWING NO:		REV:	
<Code>		A2		FC7-R2		v37	
SCALE: <Scale>				SHEET: 22		26	

6

5

4





3

2





1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

+3.3V, 12A



+2.5V, 12A



COMPANY: Imperial College/CERN			
TITLE: POWER_3.3V/2.5V			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE: <Code>	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	CODE: <Code>	SIZE: A2
QUALITY CONTROL: <QC By>	DATED: <QC Date>	CODE: <Code>	SIZE: A2
RELEASED: <Released By>	DATED: <Release Date>	CODE: <Code>	SIZE: A2
DRAWING NO: FC7-R2		REV: v37	
SHEET: 26		26	

6

5

4



3

2

1





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

L8_VADJ, 4A
L12_VADJ, 4A



VADJ L8/L12 voltage select

jumper pins 1+2 = 1.8V
jumper pins 3+4 = 2.5V
jumper pins 5+6 = 3.3V



COMPANY: Imperial College/CERN			
TITLE: POWER_VADJ			
DRAWN: P.Vichoudis, M.Pesaresi	DATED: 18.03.2015	CODE:	SIZE: A2
CHECKED: <Checked By>	DATED: <Checked Date>	CODE:	SIZE: A2
QUALITY CONTROL: <QC By>	DATED: <QC Date>	CODE:	SIZE: A2
RELEASED: <Released By>	DATED: <Release Date>	CODE:	SIZE: A2
DRAWING NO: FC7-R2		REV: v37	
SCALE: <Scale>		SHEET: 25 26	

6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



schematics exactly from AMC13

follow layout rules from datasheet

DRAWN: P.Vichoudis, M.Pesaresi		DATED: 18.03.2015		COMPANY: Imperial College/CERN			
CHECKED: <Checked By>		DATED: <Checked Date>		TITLE: POWER_DDR3			
QUALITY CONTROL: <QC By>		DATED: <QC Date>		CODE: <Code>	SIZE: A2	DRAWING NO: FC7-R2	REV: v37
RELEASED: <Released By>		DATED: <Release Date>		SCALE: <Scale>			SHEET: 26 26