



Jacdac connectors with different tongue widths



Jacdac connectors with different slot depths



This information is provided "as-is". You bear the risk of using it. Some information relates to pre-released specification which may change without notice. Microsoft makes no warranties, express or implied, with respect to the information provided here.

Microsoft

PROJECT DESCRIPTION
Jacdac PCB edge connector slot config test

SHEET DESCRIPTION
Complete design

PROJECT FILENAME JacdacEdgeConnectorSlotsTest 93.PrjPCB

PROJECT CODENAME JacdacEdgeConnectorSlotsTest

SHEET FILENAME JacdacEdgeConnectorSlotsTest 93.SchDoc

LICENCE Attribution 4.0 International (CC BY 4.0)


LAST MODIFIED 08/03/2022


PAGE 1 OF 1

DRAWN BY S. Hodges

REVISION 0.2

PCB ID 93-02





GM3 - Fabrication Notes
GM11 - Board Outline


no board edge pips/
rat's teeth/mouse bites
above this line - make
sure board edge is clean

non-plated 0.7mm wide slots x10 ->

no board edge pips/
rat's teeth/mouse bites
below this line - make
sure board edge is clean


non-plated slots x8, 0.7mm holes x10 ->
drill holes first then rout the
slots _into_ the hole as indicated

much of this side of the PCB is edge-plated. the 0.2mm tracks/arcs below
indicate where plating is required. in addition, GM10 contains a router path
that defines the entire region that is plated. the board outline (GM11) follows
a similar path but also defines incursions where plating is not required.




GTL - Top Layer

GM11 - Board Outline




GBL - Bottom Layer

GM11 - Board Outline




GM11 - Board Outline

GTO - Top Overlay




GM11 - Board Outline

GBO - Bottom Overlay




GM11 - Board Outline

GTS - Top Solder (resist)



GM11 - Board Outline

GBS - Bottom Solder (resist)



GM11 - Board Outline
GM10 - Board Cutout



GM11 - Board Outline

