


micro:bit connections

190 mA max current draw from micro:bit V2.



Dongguan Yuliang
MIC127-140-D01

Key: Silkscreen & layout notes

Block name

Design notes

This information is provided "as-is". You bear the risk of using it. Some information relates to pre-released specification which may change without notice. Microsoft makes no warranties, express or implied, with respect to the information provided here.

When this PDF is viewed with Adobe Reader, clicking on components shows part numbers and other details.


Jacdac interface

Jacdac (<https://aka.ms/jacdac>) is a new "plug and play" protocol for connecting microcontrollers and peripherals. Its flexible topology, dynamic discovery and power delivery provide a great user experience for makers and students.

Jacdac provides 1Mbps communications and power delivery. JD_DATA uses 3.3V logic, JD_PWR is nominally 5V.

Please refer to the Jacdac docs online at <https://aka.ms/jacdac> for the definitive and most up-to-date information.

This component is a low current power provider.



Jacdac power delivery is optional. Spec requires current limiting with auto retry, and that nothing gets hot! This shield delivers 75mA typical, 100mA max.

Since JD_PWR supplies up to 100mA, $\geq 3.85V$ is needed at the connector, resulting in at least 3.7V at each module. Therefore U5 output must be 4.1V. This draws 145mA from 3.3V VBIT supply.

Check Jacdac spec for information about higher currents and MCU-based 'high current power providers'.

D1 clamp JD_DATA between GND and VBIT in case of out-of-range Jacdac bus voltages.

FB1 filter reduces EMI.

ESD diodes required to protect JD_PWR and JD_DATA, each diode can be shared between connectors if the trace lengths are short enough. Use ultra-low cap ESD diodes, capacitance <10pF.

U4 boosts VBIT to 4.1V to provide Jacdac bus power.

ILIM wired to IN sets 75mA $\pm 25mA$ current limit.

D8 prevents back-powering U5 from Jacdac bus, but has forward voltage drop of 210mV @100mA.

If FAULT is asserted, EN is taken low. This disables U5 (and clears FAULT). C9/R7 will re-enable the part after 750ms.

Potential U5 alternatives (75mA typ, 100mA max):
MIC2090
AP2553
AP22652

Microsoft

PROJECT DESCRIPTION

Jacdac adapter reference design for the BBC micro:bit V2

SHEET DESCRIPTION

complete design

PROJECT FILENAME JacDacMicroBitShieldLP 29.PrjPCB

PROJECT CODENAME JacdacMicroBitShieldLP

SHEET FILENAME JacDacMicroBitShieldLP 29.SchDoc

LICENCE Attribution 4.0 International (CC BY 4.0)

LAST MODIFIED 03/12/2021


PAGE 1 OF 2


DRAWN BY JD, SH & DG

REVISION 0.6


PCB ID 29-0.6


Board Outline
Top Assy





Board Outline
Bottom Assy






Fabrication Notes
Board Outline

place any PCB manufacturer identifiers
in this region on top layer,
so they will be underneath the SOT-23


no board edge pips/
rat's teeth/mouse bites
below this line - make
sure board edge is clean

non-plated slots x10




Top Layer


Board Outline



Bottom Layer


Board Outline






Board Outline

Top Overlay




Board Outline

Bottom Overlay




Board Outline

Top Paste




Board Outline

Bottom Paste



Board Outline

Top Solder (resist)



Board Outline

Bottom Solder (resist)

Board Outline

