Group 14C: J. Lagasse, A. Sjogren, O. Onyenokwe, L. Wu

ECE 354: Lab 3 Report

3/30/2017

#### 1. Introduction:

The main objective of this lab was to develop a Run Length Encoding (RLE) compression system using Verilog. We then verified the output using a functional simulation tool called ModelSim. RLE compression is done by taking a data stream, recording number of bits in a row that are the same, and outputting the value of the bit and number of its iterations. This compression algorithm works best with data that has hundreds or thousands of the same bit in a row, such as in black and white photographs where each pixel's value is either all ones or all zeroes. The key parts of this lab were to learn how to understand a general finite state machine (FSM) of implementing a RLE algorithm, write a custom design in Verilog that implements the FSM, write a Verilog testbench to simulate inputs to the design, and verify that the design works properly by performing a functional simulation in ModelSim.

#### 2. Detailed Procedure:

- 1. We started this lab by reading the provided lecture slides. From here, we analyzed the finite state machine and other resources about the RLE algorithm to understand what changes we needed to make to the provided Verilog code.
- 2. We then implement these changes to the best of our ability and tested them manually in ModelSim.
- 3. Once we saw that the first 8 bit segment of input data we used was working as expected via manual simulation, we started working on coding the testbench to be able to easily simulate a stream of several 8 bit segments in a row to test in ModelSim. We set internal variables in the RLE verilog code to outputs so that we could program the test bench to read these internal variables as inputs. This allowed us to view the internal variables when simulating the testbench in ModelSim. This streamlined our testing significantly and allowed us to verify that all parts of our RLE code were working as expected, not just the inputs and outputs. These internal variables included the current state, the next state, shift buffer, shift count, end of bitstream, and more.
- 4. Once the testbench was filled with all the data we wanted to test, including a clock signal, reset signal, nine consecutive 8 bit input segments, and more, we then ran our RLE code and examined that the output.
- 5. We made changes to the RLE code and the testbench code until everything worked as expected. The output that we were expecting was 24 bit segments that were produced whenever the input data changed from a 1 to a 0 or vice versa. The most significant output bit was the input data type (1 or 0) while the remaining 23 bits consisted of the number of 1's or 0's that were input in a row. We also made sure that the output would continue to count up correctly even when new 8 bit segments were introduced.

### 3. Hardware Changes:

Since this project was about programming a Verilog file and an associated testbench, we are breaking up the report so that the Verilog code for the RLE encoder is the hardware component and that the testbench is the software component. This is because Verilog is a hardware description language, so even though it is a type of code it explicitly represents only hardware components. The testbench however is considered to be software programming in a sense even though it is in Verilog because a test bench only sends input values to a program, it does not represent any physical hardware.

```
74
     -always @ (posedge clk) begin
 75
           if(rst) state <= INIT;
 76
          else state <= next state;</pre>
 77
 78
        case (state)
 79
           // STATE 0
 80
           INIT: begin
               //Initialize registers
 81
 82
              bit count <= 0;
 83
              shift buf <= 0;
 84
              rd reg <= 0;
 85
              wr reg <= 0;
 86
              new bitstream <= 1;
 87
          end
 88
 89
           // STATE 1
 90
          REQUEST INPUT: begin
              //Assert rd req signal to FIFO by setting rd reg
 91
               //FIFO takes rd req signal at next clock
 92
 93
              rd reg <= 1;
 94
               shift count <= 0;
 95
           end
 96
           // STATE 2
 97
 98
           WAIT INPUT: begin
99
               //De-assert rd req by setting rd reg
100
               rd reg <= 0;
101
           end
102
```

Figure 1: Beginning of Sequential Logic; States 0-2

```
// STATE 3
103
104 白
           READ INPUT : begin
               //FIFO provides valid data after taking rd req
106
               //shift_buf stores 8 bit input data
107
               shift buf <= in data;
108
           end
109
           // STATE 4
110
111 日
           COUNT BITS: begin
               //Count number of consecutive bits in shift buf
113
               //If new type of bit starts, store bit ID in value_type register
114
               //If current value_type and shift_buf[0] is not matched, notify current encoding
115
               if (new bitstream) begin
116
                   new bitstream = 0;
117
                   value_type <= shift_buf[0];</pre>
118
                   bit count <= bit count + 1;
120 E
121 E
122
               end
               else begin
                   if(shift buf[0] == value type) begin
                       bit_count <= bit_count + 1;
123
                   end
124
                   else begin
125
                       new_bitstream = 1;
126
                   end
127
               end
128
           end
129
130
           // STATE 5
131 E
           SHIFT BITS: begin
              //Right shift the shift buf
133
               //Increase shift count
134
               if (!new bitstream) begin
135
               shift buf = shift buf >> 1;
136
               shift count <= shift count + 1;
137
138
           end
139
```

Figure 2: Sequential Logic; States 3-4

```
130
           // STATE 5
131
           SHIFT BITS: begin
132
               //Right shift the shift buf
               //Increase shift count
133
134
               if(!new bitstream) begin
               shift buf = shift buf >> 1;
135
136
               shift count <= shift count + 1;
137
138
           end
139
           // STATE 6
140
141
           COUNT DONE: begin
142
               //Assert wr req by setting wr reg
143
               //FIFO will take wr reg signal in next clock cycle
144
               wr reg <= 1;
145
           end
146
147
           // STATE 7
           WAIT OUTPUT : begin
148
149
               //De-assert wr req by setting wr reg
150
               wr reg <= 0;
151
           end
152
           // STATE 8
153
154
           RESET COUNT : begin
155
               //Reset bit counting register after passing encoded data to output side FIFO
156
               bit count <= 0;
157
           end
158
159
           endcase
160
      end
161
```

Figure 3: Sequential Logic; States 5-8

Almost all of the Verilog RLE code was provided to us by the TAs. Our responsibility was to fill in the sequential logic which represented the finite state machine. Therefore, the first changes that were made to the code were to implement the most basic components of the finite state machine. We did this by setting all of the registers that were explicitly given in the finite state machine diagram to the values shown in the slides. Once this was done, the states init, request\_input, wait\_input, read\_input, count\_done, wait\_output, and reset\_count were complete.

The majority of the code to be written and modified on our own occurred within the count\_bits and shift\_bits states. These two states typically were in a sort of loop for the duration of the counting, as these two methods were responsible for reading each individual input values and incrementing the bit\_count value. If it is a new bitstream, the state count\_bits sets the first value of the shift\_buffer to value type, and adds 1 to the bit\_count to account for this bit. The state shift\_bits then moves the shift buffer right 1 place, and adds 1 to the shift count. As long as the first bit in the newly shifted shift buffer is equal to the value type, the bit count will increase by one. These two states will alternate back and forth until it needs to get a new 8 bit segment or the bit stream ends. If we get a new 8 bit segment, we go back to the read\_input state and read in another

segment before returning to counting and shifting. If the bit stream ends, the register end\_bit\_stream is set to 1 and the next state becomes count done. All of this is shown in Figures 1-3.

# 4. Software Changes:

The software aspect of this project consisted of implementing the testbench. We were given a basic outline of the testbench and then filled it in with our own data. We also coded wrote so that we could see the internal variables from the RLE code in the testbench, as shown in Figure 4. Figure 5 shows the values we set upon initialization and our sequence 8 bit segments, stored in the in\_data register. Note that lines 36-43 detail what values we wanted to initialize at the beginning of the simulation. Lines 48-50 create an alternating clock pulse whose period is 1\*100ps or 100ps. Lastly, lines 55-69 force the reset to turn off for the rest of the simulation, feed the program 8 consecutive 8 bit segments of data inputs, set end\_of\_stream to 1, and then give the program a delay so that the reinitialization can be observed.

```
timescale 100 ps/10 ps
    ☐// The `timescale directive specifies that
     // the simulation time unit is 100 ps and
    L// the simulator timestep is 10 ps
5
6
7
    module rle_testbench;
8
        // signal declaration
9
         reg clkt, rstt;
10
         reg recv readyt, send readyt;
11
         reg [7:0] in datat;
12
         reg end of streamt;
13
         wire [23:0] out datat;
14
         wire rd_reqt, wr_reqt;
15
16
         // internal vars
                                     //Write request for output side FIFO
17
         wire rd regt, wr regt;
         wire [22:0] bit countt;
                                       //Store number of consecutive bits in bit stream
19
         wire [3:0] shift countt;
                                            //Current shift amount of shift buf
20
         wire value_typet;
                                        //Bit ID
21
      wire [7:0] shift buft;
                                     //Store 8 bit segment of bit stream comes from input side FIFO
22
         wire [3:0] statet;
23
         wire [3:0] next statet;
24
         wire new bitstreamt;
25
26
27
         // instantiate the circuit under test
28
29
         rle enc uut
30 E
             (.clk(clkt), .rst(rstt), .recv_ready(recv_readyt), .send_ready(send_readyt), .in_data(in_data)
31
             .rd regp(rd regt), .wr regp(wr regt), .bit countp(bit countt), .shift countp(shift countt)
32
33
```

Figure 4: Testbench Part 1

```
35
          // set input vars to initial values
36
    initial begin
37
              clkt = 1;
38
              rstt = 1;
39
              recv readyt = 1;
40
              send readyt = 1;
              in datat = 8'b01101111;
41
42
              end of streamt = 0;
43
          end
44
45
46
47
          // continuously run clock
          always begin
48
49
              #1 clkt=~clkt;
50
          end
51
52
53
54
          // test vector generator
55
          initial begin
    56
              #1 rstt = 0;
57
              #70 in datat = 8'b111111111;
              #50 in datat = 8'b00000011;
58
59
              #50 in datat = 8'b11110000;
60
              #45 in datat = 8'b11001100;
              #80 in datat = 8'b00111100;
61
62
              #65 in datat = 8'b01010101;
63
              #120 in datat = 8'b11001100;
64
              #70 in datat = 8'b00110011;
65
              #60
66
              #1 end of streamt = 1;
67
              #5
68
              $stop;
69
          end
70
71
      endmodule
```

Figure 5: Testbench Part 2

### 5. Problems Encountered and Solutions:

We did not run into many problems while doing this lab. One issue we had involved setting the delays for the input data in the testbench. Without proper delay, the correct input of 8-bit sequences was not read correctly, as the inputs did not change at the right times for the program to notice before it began shifting and counting bits. We could not use the same amount of delay for each segment because each segment had a different combination of 1's and 0's. The more frequently that a sequence switched between 1 and 0, the longer it took for the segment to finish encoding because each switch between 1 and 0 required the state diagram to break out of its loop and produce an output, which wasted several clock cycles each time it was called.

In cases where the delay was too long, the program read the old 8 bit segment value instead of the new one. This is because the new value was not available until after the request\_input state. When the delay was too short, the program would skip over it because the new value did not last for a long enough amount of time

to be read in the request\_input state, so the program read the next segment instead. It took us a few tries to get the hang of how the timing worked so that all of our 8-bit sequences were read in the correct sequence. We also did not know how to run the program so that the end of stream bit was always visible so that we could see the program return to the initialization state after the last sequence. We fixed this by adding additional delays at the end of the testbench so that we could see the changes after setting end\_of\_stream value high.

## 6. Results and Conclusion:

Our lab was able to properly decode a stream of 8 bit segments into 24 bit outputs, which was the main goal of the lab. The RLE simulated in the Verilog code identified the bit type and counted how many consecutive bits occurred in a row. We tested 9 different 8 bit segments in a row and examined that different combinations of 1's and 0's were handled correctly. The correct outputs counted the correct number of 1's or 0's in a row, and continued to keep track properly as new 8 bit segments were introduced. We were also able to implement a fully functional test bench to simulate these 8 bit segments without having to type them in manually. Overall, all objectives were met and the project was a success.

However, during the demo we were made aware that we had accidentally left some of our sequential code as blocking statements, meaning that they updated one at a time instead of all at the same time (at the positive edge of the clock). The main reason we did not catch the mistake is because it did not cause any errors in our outputs, and our state machine continued to run as expected. One would think that if something as crucial as using the wrong type of blocking/nonblocking statement was done in the code that the code would automatically fail. However, none of the statements that used the wrong type of statement relied on anything that was immediately changed at the instant of the clock edge, so there was no dependency and thus no ill effect. We will be more vigilant about using the right type of statements in the next project.