

Speaker

黄元豪 Yuan-Hao Huang

國立清華大學電機工程學系 Department of Electrical Engineering National Tsing-Hua University

Pmod I2S: Stereo Audio Output




Basys3: Pmod Pin-Out Diagram




Speaker Controller

Control DAC chip (digital to analog converter) CS4344



Speaker Control



set_property PACKAGE_PIN A14 [get_ports {audio_mclk}]
set_property PACKAGE_PIN A16 [get_ports {audio_lrck}]
set_property PACKAGE_PIN B15 [get_ports {audio_sck}]
set_property PACKAGE_PIN B16 [get_ports {audio_sdin}]

Pin	Signal	Description			
1	MCLK	Master Clock			
2	LRCK	Left-right Clock			
3	SCK	Serial Clock			
4	SDIN	Serial Data input			
5	GND	Power Supply Ground			
6	VCC	Positive Power Supply			

Speaker


- TS NUA UNITED SE
- Control of DAC (digital to analog converter) CS4344
 - LRCK (Left-Right Clock, or Word Select (WS) Clock, or Sample Rate (Fs)
 Clock) controls the sequence (left or right) of the serial stereo output
 25MHz/128 (~192kHz)
 - MCLK (Master Clock) synchronizes the audio data transmission

 25MHz (~24.5760MHz)
 - MCLK/LRCK must be an integer ratio 128
 - Serial Clock (SCK) controls the shifting of data into the input data buffers (32*Fs) 25MHz/128*32 = 25MHz/4


LRCK (kHz)	MCLK (MHz)											
	64x	96x	128x	192x	256x	384x	512x	768x	1024x	1152x		
32	-	-	-	-	8.1920	12.2880	-	-	32.7680	36.8640		
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1580	-		
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-		
64	-	-	8.1920	12.2880	-	-	32.7680	49.1520	-	-		
88.2	-	-	11.2896	16.9344	22.5792	33.8680	-	-	-	-		
96	-	-	12.2880	18.4320	24.5760	36.8640	-	-	-	-		
128	8.1920	12.2880	-	-	32.7680	49.1520	-	-	-	-		
176.4	11.2896	16.9344	22.5792	33.8680	-	-	-	-	-	-		
192	12.2880	18.4320	24.5760	36.8640	-	-	-	-	-	-		
Mode	QSM				DSM		SSM					

Speaker Control Module







- **Speaker Control**
- Stereo audio parallel input
 - audio_in_left [15:0] / audio_in_right [15:0]
- Stereo audio serial output audio_mclk = 25MHz (divided from external crystal PORT=W5)
 - audio_lrck = (25/128)MHZ (left/right Sampling rate)
 - audio_sdin = 16'hB000 (min)~16'h5FFF (max) (two's complement)



Clock Frequency divider (Freq/(2^n))


- Free-run n-bit binary counter
 - Speaker control signal can be easily generated by free-run binary counter







Clock Frequency divider (Freq/N)

- The buzzer frequency is obtained by dividing crystal 100 MHz by N.
- The buzzer clock (note_div) is periodically inverted for every N/2 clock cycles.
 - Master clk frequency = 100 (MHz) → clk period = 10(ns)
 - Buzzer period = 10xN (ns) \rightarrow Buzzer frequency = 100/N (MHz)
 - "mid Do" sound frequency = 261 Hz
 - "mid Re" sound frequency = 293 Hz
 - "mid Mi" sound frequency = 330 Hz







Buzzer Frequency

• The buzzer frequency (b_clk) determines the tone of the sound.



note_gen.v

```
module note gen( clk, // clock from crystal
                   rst n, // active low reset
                    note_div, // div for note generation
                    audio_left, // left sound audio
                    audio right // right sound audio
// I/O declaration
input clk; // clock from crystal
input rst n; // active low reset
input [21:0] note div; // div for note generation
output [15:0] audio_left; // left sound audio
output [15:0] audio_right; // right sound audio
// Declare internal signals
reg [21:0] clk cnt next, clk cnt;
reg b_clk, b_clk_next; // Note frequency generation
always @(posedge clk or negedge rst_n)
  if (~rst n) begin
     clk cnt <= 22'd0;
     b clk <= 1'b0;
  end else begin
     clk_cnt <= clk_cnt_next;
     b clk <= b clk next;
   end
```

```
always @*
  if (clk cnt == note div) begin
     clk_cnt_next = 22'd0;
     b clk next = \simb clk;
  end else begin
     clk cnt next = clk cnt + 1'b1;
     b_clk_next = b_clk;
  end
// Assign the amplitude of the note
assign audio left = (b clk == 1'b0) \frac{7}{16}'hB000 : \frac{16}{h5}FFF;
assign audio right = (b clk == 1'b0)? 16'hB000 : 16'h5FFF;
endmodule
     b_clk
 audio_left
                                   16'h5FFF
 audio_right
                    16'hB000
  Dynamic Range 16'h5FFF~16'hB000
```

speaker.v

```
module speaker( clk, rst n, audio mclk, audio lrck, audio sck, audio sdin);
// I/O declaration
input clk; // clock from the crystal
input rst_n; // active low reset
output audio mclk; // master clock
output audio_lrck; // left-right clock
output audio sck; // serial clock
output audio sdin; // serial audio data input
// Declare internal nodes
wire [15:0] audio_in_left, audio_in_right; // Note generation
note_gen Ung ( .clk(clk), // clock from crystal
                .rst_n(rst_n), // active low reset
                .note_div(22'd191571), // div for note generation
                .audio left(audio in left), // left sound audio
                .audio right(audio in right) // right sound audio
// Speaker controllor
speaker_control Usc ( .clk(clk), // clock from the crystal
                       .rst n(rst n), // active low reset
                       .audio_in_left(audio_in_left), // left channel audio data input
                       .audio_in_right(audio_in_right), // right channel audio data input
                       .audio_mclk(audio_mclk), // master clock
                       .audio_lrck(audio_lrck), // left-right clock
                       .audio sck(audio sck), // serial clock
                       .audio sdin(audio sdin) // serial audio data input
endmodule
```