
Lab03 counters 106061146 陳兆廷

Pre-labs:


- 1. 4-bit synchronous binary up counter:
 - 1.1 Logic diagram:



1.2 Verilog representation:




Verilog codes:



Experiments:

- 1. Frequency divider:
 - 1.1 specification: a circuit that takes an input signal of a frequency f, and generates an output signal of a frequency fout = f/n, where n is an integer. The n is 2^27 in this case.


1.2 Block diagram:




1.3 Implementation:

FPGA:

```
"define FREQ_DIV_BIT 27
module lab031(clk_out, clk,rst);
output clk_out;
                                            One output signal(clk_out)
input clk;
                                            Input clock and reset(clk, rst)
input rst;
reg[ FREQ_BIV_BIT-1:0] cnt;
                                            a parameter [26:0]cnt to count to 2^27
reg[ FREQ_DIV_BIT-1:0] cnt_tmp;
                                            temp parameter
wire clk_out;
assign clk_out= cnt["FREQ_DIV_BIT-1];
                                            the output signal is the 26th bit of "count"
always @(cnt)
cnt_tmp= cnt+ 1'b1;
                                            count keeps ++
always @(posedge clk or posedge rst)
if (rst)
cnt<= `FREQ_DIV_BIT'dO;
                                            if reset == 1, count returns to 0
else
cnt<=cnt_tmp;
                                            else count ++
endmodule
```




- 2. Count-for-50M frequency divider:
 - 2.1 Specification: a circuit that takes an input signal of a frequency f, and generates an output signal of a frequency: fout = f/n, where n is an integer. The n is 50M in this case.
 - 2.2 Block diagram:



2.3 Implementation:


```
|module lab032(clk,rst,clk_out);
input clk, rst;
output clk_out;
                                          Counter counts to 2^26(67108864>50000000)
reg [25:0]counter;
reg clk_out;
always @(posedge clk or negedge rst)
begin
                                          If reset == 1, then counter returns to 0.
if(rst)
begin
   counter <= 26'd0;
   clk_out <= 0;
end
else
begin
                                          If counter counts to 49999999(from 0)
   if(counter==26'd49999999)
begin
      counter <= 26'd0;
                                          Counter returns to 0.
      clk_out <= ~clk_out;
                                          clk_out = ~clk_out
   end
end
                                          counter ++ (always)
counter <= counter + 1;
end
endmodule
```



3. 4-bit synchronous binary up counter:

```
module lab033(
    input clk,
                                            input clock and reset
    input rst,
                                            output a 4-bit b
   output [3:0]b
    );
                                           create a 27-bit counter
   reg [26:0]counter;
   reg [3:0]b;
   always @(posedge clk or negedge rst)
   begin
                                            if reset is 1
    if(rst)
    begin
                                           counter return to 0
       counter <= 27'd0;
       b <= 4'd0;
                                            b return to 0
   end
   else
    begin
                                            if reset is 0
       if(counter==27'd49999999)
                                            if counter added to 49999999
                                           counter return to 0
          counter <= 27'd0;
                                            b ++
          b \ll b + 4'd1;
       end
   end
   counter <= counter + 1;
                                            counter ++ (if reset == 0)
    end
endmodule
```


FPGA:



4. Single digit BCD up counter display on seven-segment display

```
'define SS 0 8'b00000011
                               Seven-segment display codelse
"define SS_1 8'b10011111
                                                              begin
                                                                                           If counter == 49999999
"define SS_2 8'b00100101
                                                                 if(counter==27'd49000000)
"define SS_3 8'b00001101
                                                                                           ( f = 50M)
                                                                 begin
'define SS_4 8'b10011001
                                                                    counter <= 27'd0;
                                                                                           Counter return to 0
*define SS_5 8'b01001001
                                                                    b \le b + 4'd1;
*define SS_6 8'b01000001
                                                                                           b++
                                                                    if(b==4'd9)
"define SS_7 8'b00011111
                                                                                           if b == 9
                                                                    begin
"define SS_8 8'b00000001
                                                                        b <= 4'd0;
                                                                                           b return to 0
*define SS_9 8'b00001001
                                                                 end
module lab034(
                                                              end
    input clk,
                                                              counter <= counter +1;
                                                                                           counter ++
    input rst,
                                                                    case (b)
                                                                  4'd0: D_ssd = \SS_0;
    output [7:0]D_ssd
                               An output for 7-seg display
                                                                                           b turn to 7-seg display
                                                                  4'd1: D_ssd = `SS_1;
     );
                                                                  4'd2: D_ssd = \SS_2;
                                                                  4'd3: D_ssd = \SS_3;
    reg [26:0]counter;
                               A Counter to count to
                                                                                                  Display module:
                                                                  4'd4: D_ssd = \SS_4;
    reg [7:0]D_ssd;
                               49999999
                                                                                               module lab034_ssd(
                                                                  4'd5: D_ssd = `SS_5;
    reg [3:0]b;
                                                                  4'd6: D_ssd = \SS_6;
                                                                                                   input clk,
                               b to calculate 1~10
                                                                                                   input rst,
                                                                  4'd7: D_ssd = `SS_7;
    always @(posedge clk or negedge rst)
                                                                                                   output [7:0]D_ssd,
                                                                  4'd8: D_ssd = \SS_8;
    begin
                                                                                                   output [3:0]ssd_ctl
                                                                  4'd9: D_ssd = \SS_9;
    if(rst)
                                                                  default: D_ssd = 8'b01110001;
                               if rst == 1 then return to 0
    begin
                                                              endcase
                                                                                                   lab034 UO(.clk(clk), .D_ssd(D_ssd), .rst(rst));
        counter <= 27'd0;
        b \ll 4'd0;
                                                          endmodule
                                                                                                   assign ssd_ctl = 4'bl110;
```

endmodule



Bonus: 30-second count-down timer:

```
Seven-segment display code (posedge clk or negedge rst)
'define SS_0 8'b00000011
                                                    begin
"define SS_1 8'b10011111
                                                                                             If rst == 1
                                                        if(rst)
"define SS_2 8'b00100101
                                                        begin
"define SS_3 8'b00001101
                                                             count <= 27'd0;
'define SS_4 8'b10011001
                                                                                             return to 30
                                                             watch0 <= 4'd0;
*define SS_5 8'b01001001
                                                             watch1 <= 4'd3;
'define SS_6 8'b01000001
                                                        end
'define SS_7 8'b00011111
                                                        else
"define SS_8 8'b00000001
                                                        begin
'define SS 9 8'b00001001
                                                                                             If count to 49999999
                                                             if(count == 27'd499999999)
module lab03bo(
                                                             begin
    input clk,
                                                                                             Count return to 0
                                                                 count <= 27'd0;
    input rst,
                                                                                             Watch0 – 1 (first digit)
                                                                 watch0 <= watch0 - 'd1;
                            An output for 7-seg display
    output [7:0]D_ssd,
                                                                 if(watch0 == 4'd0)
                                                                                             If watch0 == 0
    output [3:0]ssd_ctl
                            An output for 7-seg control
                                                                 begin
    );
                                                                                             Then watch1 – 1 (second digit)
                                                                     if(watch1 == 4'd0)
                                                                                             and watch0 return to 9
                                                                     begin
                            A Counter to count to 49999999
    reg [26:0]count;
                                                                         watch0 <= 4'd0;
                                                                                             If all == 0 (00)
    reg [7:0]D_ssd;
                            Watch0 is the first digit
                                                                          watch1 \leftarrow 4'd0;
    reg [3:0]watch0;
                                                                                             Then stops at 00
                            Watch1 is the second digit
                                                                     end
    reg [3:0]watch1;
                                                                     else
    reg [3:0]watch;
                                                                     begin
    reg [3:0]ssd_ctl;
                                                                         watch0 \leftarrow 4'd9;
                                                                         watch1 <= watch1 - 4'd1;
                                                                     end
                                                                 end
                                                                                             Count continue ++
                                                              end
                                                          count <= count + 27'd1;
                                                          case(count[17:16])
                                                                                             Give ssd ctl a case of [17:16]
                                                             2'b00 : ssd ctl = 4'b1110;
                                                              2'b01 : ssd_ctl = 4'b1101;
                                                                                             Then repeatedly change the on position on
                                                              2'b10 : ssd_ctl = 4'b1110;
                                                                                             7-seg display
                                                              2'b11 : ssd_ctl = 4'b1101;
                                                          endcase
                                                          case(ssd_ctl)
                                                                                             Display the number on the right position
                                                              4'b1110: watch = watch0;
                                                              4'b1101: watch = watch1;
                                                          endcase
                                                          case (watch)
                                                              4'd0: D_ssd = `SS_0;
                                                              4'd1: D_ssd = `SS_1;
                                                              4'd2: D_ssd = `SS_2;
                                                              4'd3: D_ssd = \SS_3;
                                                              4'd4: D_ssd = \SS_4;
                                                              4'd5: D_ssd = \SS_5;
                                                              4'd6: D_ssd = "SS_6;
                                                              4'd7: D_ssd = "SS_7;
                                                              4'd8: D_ssd = `SS_8;
                                                              4'd9: D_ssd = \SS_9;
                                                              default: D ssd = 8'b01110001;
                                                          endcase
                                                          end
                                                      end
                                                   endmodule
```

