Digital System Design Lab

Lab 9 Verilog Exercises

Student ID: D1166506

Name: 周嘉禾

Date: 2023/11/22

1. Objectives

• To become familiar with Verilog

2. Theorem

None

3. Experimental Results

(1) Step 1

- a. Think
 - i. Determine d0 and d1 separately by v
 - ii. According to v, set led to corresponding pins.
 - iii. Fill 7-segment led pins with corresponding graph.

b. Code

```
module step1(v, d0, d1);
         input [3:0] v;
         output reg[0:6] d0, d1;
         always @(v) begin
                   case(v)
                            4'b0000, 4'b1010: d0 = 7'b0000001;
                                                                  // 0
                            4'b0001, 4'b1011: d0 = 7'b1001111;
4'b0010, 4'b1100: d0 = 7'b0010010;
                                                                  // 1
                                                                  // 2
                            4'b0011, 4'b1101: d0 = 7'b0000110;
                            4'b0100, 4'b1110: d0 = 7'b1001100;
                            4'b0101, 4'b1111: d0 = 7'b0100100;
                            4'b0110 : d0 = 7'b0100000;
                                                                 // 6
                            4'b0111
                                           : d0 = 7'b0001101;
                                                                 // 7
                                           : d0 = 7'b00000000;
                            4'b1000
                                                                // 8
                                           : d0 = 7'b0000100; // 9
                            4'b1001
                                           : d0 = 7'b1111111; // default
                            default
                  endcase
                  case(v)
                            4'b0000, 4'b0001, 4'b0010,
                            4'b0011, 4'b0100, 4'b0101,
                            4'b0110, 4'b0111, 4'b1000,
                            4'b1001: d1 = 7'b0000001; // 0
                            4'b1010, 4'b1011, 4'b1100,
                            4'b1101, 4'b1110, 4'b1111: d1 = 7'b1001111; // 1
                            default: d1 = 7'b1111111;
                                                       // default
                  endcase
         end
endmodule
```

c. Simulation

```
| The column | The
```

(2) Step 2


a. Think

- i. Determine whether key[1] and key[0] is 0 or not.
- ii. According to SW, set led to corresponding pins.
- iii. Fill 7-segment led pins with corresponding graph.
- iv. Show the number A or B according to button.

b. Code

```
module step2(SW, KEY, HEX3, HEX2);
         input [9:2] SW;
         input [1:0] KEY;
         output reg[0:6] HEX3, HEX2;
         always @(SW, KEY) begin
                  if (KEY[1]==0)
                            case(SW[9:6])
                                     4'b0000: HEX3 = 7'b0000001; // 0
                                     4'b0001: HEX3 = 7'b1001111; // 1
                                     4'b0010: HEX3 = 7'b0010010; // 2
                                     4'b0011: HEX3 = 7'b0000110; // 3
                                     4'b0100: HEX3 = 7'b1001100; // 4
                                     4'b0101: HEX3 = 7'b0100100; // 5
                                     4'b0110: HEX3 = 7'b0100000; // 6
                                     4'b0111: HEX3 = 7'b0001101; // 7
                                     4'b1000: HEX3 = 7'b0000000; // 8
                                     4'b1001: HEX3 = 7'b0000100; // 9
                                     4'b1010: HEX3 = 7'b0001000; // A
                                     4'b1011: HEX3 = 7'b1100000; // B
                                     4'b1100: HEX3 = 7'b0110001; // C
                                     4'b1101: HEX3 = 7'b1000010; // D
                                     4'b1110: HEX3 = 7'b0110000; // E
                                     4'b1111: HEX3 = 7'b0111000; // F
                                     default: HEX3 = 7'b1111111; // default
                            endcase
                   else
                            HEX3 = 7'b11111111;
                  if (KEY[0]==0)
                            case(SW[5:2])
                                     4'b0000: HEX2 = 7'b0000001; // 0
                                     4'b0001: HEX2 = 7'b1001111; // 1
                                     4'b0010: HEX2 = 7'b0010010; // 2
                                     4'b0011: HEX2 = 7'b0000110; // 3
                                     4'b0100: HEX2 = 7'b1001100; // 4
                                     4'b0101: HEX2 = 7'b0100100; // 5
                                     4'b0110: HEX2 = 7'b0100000; // 6
                                     4'b0111: HEX2 = 7'b0001101; // 7
                                     4'b1000: HEX2 = 7'b0000000; // 8
                                     4'b1001: HEX2 = 7'b0000100; // 9
                                     4'b1010: HEX2 = 7'b0001000; // A
                                     4'b1011: HEX2 = 7'b1100000; // B
                                     4'b1100: HEX2 = 7'b0110001; // C
                                     4'b1101: HEX2 = 7'b1000010; // D
                                     4'b1110: HEX2 = 7'b0110000; // E
                                     4'b1111: HEX2 = 7'b0111000; // F
                                     default: HEX2 = 7'b1111111; // default
                            endcase
                  else
                            HEX2 = 7'b1111111;
         end
endmodule
```

c. Simulation



4. Comments

None

5. Problems & Solutions

None

6. Feedback

None