## Digital System Design Lab

# Lab 4 Introduction to Quartus II and DE0

Student ID: D1166506

Name: 周嘉禾

Date: 2023/10/11

#### 1. Objectives

- To learn how to use Quartus II to design logic circuit, and download the design into FPGA chip.
- To learn how to connect simple input and output devices on DE0.

#### 2. Theorem

#### (1) Basic Properties of Boolean Operations:

Boolean operations, a fundamental concept in digital logic and mathematics, exhibit several essential properties, including associativity, commutativity, and more. These properties are fundamental to understanding and manipulating Boolean expressions.

#### a. Associative Property:

This property states that the grouping of operands does not affect the result of an operation. In Boolean algebra, this means that (A \* B) \* C is equivalent to A \* (B \* C).

#### b. Commutative Property:

The commutative property asserts that the order of operands in an operation does not affect the outcome. For Boolean operations, this means that A + B is equivalent to B + A, and A \* B is equivalent to B \* A.

#### c. Distributive Property

This property describes the relationship between different Boolean operations. It states that A \* (B + C) is equivalent to (A \* B) + (A \* C), and A + (B \* C) is equivalent to (A + B) \* (A + C).

#### (2) Quartus II Software:

Quartus II is a powerful and widely used software tool in the field of digital design and FPGA (Field-Programmable Gate Array) programming. It provides a comprehensive environment for designing, implementing, and testing digital circuits and systems. Quartus II offers the following features:

#### a. Circuit Design:

Quartus II allows users to design digital circuits using schematic diagrams or hardware description languages like VHDL and Verilog.

#### b. Synthesis:

The software performs synthesis to convert high-level descriptions into gate-level representations, optimizing the design for implementation on FPGAs.

#### c. Place and Route:

Quartus II places and routes the circuit elements on the target FPGA device, ensuring efficient utilization of resources and satisfying timing constraints.

#### d. Simulation:

It enables users to simulate and validate their designs before programming them onto actual FPGA hardware.

#### e. Programming:

Quartus II can program the designed circuits onto FPGAs, enabling them to perform specific tasks.

#### (3) **DE0**:

The DE0 board, also known as DE0 Development and Education board, is a popular and versatile FPGA development platform created by Terasic Technologies. It is designed for educational purposes and prototyping in the field of digital design and electronics. The DE0 board offers the following features:

#### a. FPGA:

The DE0 board is equipped with an Altera Cyclone III FPGA, providing programmable logic resources for implementing various digital designs.

#### b. Memory:

It includes SRAM and SDRAM memory, allowing for data storage and retrieval in digital applications.

#### c. I/O Interfaces:

DE0 features various I/O interfaces, including LEDs, switches, and seven-segment displays, for input and output interactions with the FPGA.

#### d. Expansion Headers:


The board offers connectors for adding additional hardware modules and peripherals, making it versatile for different projects.


#### e. Educational Resources:

Terasic provides educational materials and tutorials, making the DE0 board an excellent platform for learning digital design and FPGA programming.


#### 3. Objectives

#### (1) Step 1:






ABC	F(A, B, C)				
000	0				
0 0 1	0				
010	0				
011	1				
100	0				
101	0				
110	1				
111	1				




### (2) Step 3:



Sevicator 9 8 :	e h	Heren	장 (1) 등 (1)	lab d or	tep_1.bdf	D 12	lab_4_step_2.bdf	<b>8</b>		
plation Hierarchy		M - II - II - II	11101794			u 15	MACACHINE TANK			
	A M d O N O	9-11-1-1	1110111111	100 d to 38 88 10 cm	9 7 6					
								OUTPUT	→ A	
								00110	> A	
		<u></u> -	10.1501.155					OUTPUT	→ B	
	X		→ INPUT	•		ANIDO	- · · · · · · · ·			
			VCC			AND2	GND			
				NOT			GIND	OUTPUT	→ C	
	Υ		- INBUT	110						
	1		- VCC	T						
				inst		inst2				
						AND2				
rarchy 🖹 Ries 🥜 Design Units 🌂 🔞								OUTDUE		
9.61						-		OUTPUT	D	
empliation • Customize										
Task 0	1					inst3				
➢ Compile Design										
> P Analysis & Synthesis > P Fitter (Place & Route)										
> Proce (Proce is Novite) > Proce (Proce is Novite)										
> > TimeQuest Timing Analysis										
> P EDA Nerflet Writer Program Device (Open Programmer)										
W Hogail Device (open Hoganine)										
O △ △ ✓ < <seard>&gt;</seard>	~									
ID Message										
I ID Message										

XY	A	В	С	D
0 0	0	0	0	0
0 1	0	0	0	1
1 0	0	1	0	0
1 1	1	0	0	1



#### 4. Comment

• Compare the amount of time it took you to complete (i.e., wire, test, and debug) Experiment Step (2) versus Experiment Step (1), expressed as a ratio (e.g., 2:1 or 1:3).

I didn't do step 2, but in my imagination, step 2 might take more time than step 1 do since it needs to connect wires, IC circuits, etc. However, step 1 needs merely a integrating board and software. So the ratio may be 1:2.

• If there were 6 input variables instead of 3, in what way (if any) would you expect this ratio to change?

If the ratio in 3 inputs is 1:2, the ratio in 6 inputs might change to 1:10 or even higher since breadboard takes more time to connect things than software do. Moreover, the rows in truth table will increase from 8 to 64 which might also cause time increasing in the manner of connecting wires and IC. However, it could be solved easily in software because all we need is to drag and connect virtual wires instead of plugging wires.

#### 5. Problems & Solutions

I am not pretty familiar with the software Quartus II, which causes me to spend lots of time to find where does something locate at. Therefore, I think I need to figure out most location of circuits.

#### 6. Feedback

None