Lab 6: Flashing Displays 10/17/24 6:46 PM

## **Jack Burton**

## **TAs:** Cory and Karen

Summary: Combining a sequential circuit with a combinational logic trick to display a 2-digit number in base 10 on a seven segment display.

Bench: 15 Prelab

48MHz oscillator = 48,000,000 cycles/sec Top bit =  $2^2 = 33,554,432$ 

Therefore, time for one LED to go from on->off->back on = 48000000/33554432 = 1.43sec Measured to be 1.46sec, so very close.

Decided to use DIP switch. Lab Journal L1

Already built and flashed FPGA in pre-lab For counter(25): 1.46 sec measured

For counter(24): 0.5 sec measured For counter(23): 0.2 sec measured Counter(20): Still strobing

For counter(22): Too quick to measure but still visibly blinking

**L2** Red: A Green: B Blue: C

Counter(19): Barely strobing but still enough to hurt my eyes Counter(18): No longer visibly blinking at all! Grey: D

Yellow: E Brown: F Orange: G

Wired according to color guide above and seven-seg reference manual L3 Using DIP switch for number generation. Wired DIP switch as follows:

Count(3): Grey, pin 36 Count(4): Yellow, pin 43 Count(5): Brown, pin 34 Checked LSB for various values and each LSB made sense, so went ahead to L4 (adding mux for second digit).

Count(0): Red, pin 28 Count(1): Green, pin 38 Count(2): Blue, pin 42

Used process block to implement a mux that enabled digit 0 when LED\_0 was high, or digit 1 when LED\_ 1 was high. Tested random assortment of digits:

**Expected Actual** Binary 000000 00


L4

110101 | 53 53 001000 | 08 08 This was enough test cases to cover many different number values in digits 0 and 1, which convinced me that they both work properly. **Design Description** 

FPGA

=Binary: put =7-seg d:g:100rl =LEDO D=LEDI For pin mappings see L3 and circuit photos. "LED0/LED1" are std\_logic values to enable digits 0 or 1, respectively (oscillating signals). "7-seg digit 0 or 1" is a 7-bit std\_logic\_vector to hold value of digit 0 or 1 depending on LED0/LED1. "Binary input" is the 6-bit binary number from the DIP switch to be displayed in decimal on 7-seg. 7-seg pin mappings:

**Complete Circuit Photos** 



## issues with it on this lab versus the previous one, so I think that just doing more VHDL coding and flashing onto FPGAs will improve my skills in VHDL.

**VHDL Code** 

entity top is

port (

**Testing** 

**Questions** 

swapping the two wires accordingly.

needed greatly, and therefore reduces the cost.

How long did it take you to complete the lab? 2.5hrs

Top.vhd library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.numeric\_std.all;

Intermediate tests are recorded in lab journal, with final test results recorded in L4. I sequentially tested after each step, so I did not encounter any major issues other than misplacing a single wire connection

to the seven-segment, which I quickly debugged by looking at the reference for the seven-seg and

What was the most valuable thing you learned, and why? I learned that using clever tricks, like super

What skills or concepts are you still struggling with? What will you do to practice these? VHDL still

confuses me since I came from a software background, although I was more comfortable and had less

quick oscillations for displays, can significantly reduce necessary hardware for certain implementations. This is very useful when building much bigger displays than this, as it cuts down the amount of wires

input\_num : in unsigned(5 downto 0); current\_display : out std\_logic\_vector(6 downto 0); LED\_0 : out std\_logic; LED\_1 : out std\_logic end top;

CLKHF\_DIV : String := "0b00"); port ( CLKHFPU : in std logic := 'X'; CLKHFEN : in std logic := 'X'; CLKHF : out std\_logic := 'X'); end component; component counter is

architecture synth of top is

component HSOSC is

clk : in std\_logic;

end component;

generic (

port(

);

component dddd is port ( count : in unsigned(5 downto 0); digit0 : out std\_logic\_vector(6 downto 0); digit1 : out std\_logic\_vector(6 downto 0) ); end component; signal clk : std logic;

else

port(

);

begin

end component;

clk : in std\_logic;

end counter;

Sevenseg.vhd

begin

end;

library IEEE;

);

S : in unsigned(3 downto 0);

segments: out std logic vector(6 downto 0)

signal lowBCD : unsigned(3 downto 0);

signal highBCD : unsigned(3 downto 0);

signal tensplace : unsigned(12 downto 0);

result : out std logic vector(25 downto 0)

signal int : std\_logic\_vector(25 downto 0); signal display\_pins0 : std\_logic\_vector(6 downto 0); signal display\_pins1 : std\_logic\_vector(6 downto 0); begin osc : HSOSC generic map ( CLKHF DIV => "0b00") -- mapping oscillator to clock port map (CLKHFPU => '1', CLKHFEN => '1', CLKHF => clk); dut : counter port map (clk, int); -- mapping counter to LEDs -- Logic to blink LEDs rapidly LED  $0 \le not int(18)$ ; LED 1 <= int(18); dual\_display : dddd port map (input\_num, digit0 => display\_pins0, digit1 => display pins1); -- mapping dddd to top process (LED 0, LED 1, display pins0, display pins1) is begin if LED 0 = '1' then current display <= display pins0; -- Show digit0</pre> elsif LED 1 = '1' then current display <= display pins1; -- Show digit1</pre>

end if; end process; end; Dddd.vhd library IEEE; use IEEE.std logic 1164.all; use IEEE.numeric\_std.all; entity dddd is port( count : in unsigned(5 downto 0); digit0 : out std logic vector(6 downto 0); digit1 : out std logic vector(6 downto 0) ); end dddd; architecture synth of dddd is component sevenseg is

current\_display <= display\_pins0; -- other case</pre>

-- Do the math to split up the digits. Input `count` is 6 bit unsigned lowBCD <= count mod 4d"10"; -- Low digit result is 4 bit unsigned</pre> -- Multiply by 52. Intermediate term is 13 bit unsigned tensplace <= count \* 7d"52";</pre> -- Divide by 512 (2^9). High digit result is 4 bit unsigned highBCD <= tensplace(12 downto 9);</pre> sevenseg\_0 : sevenseg port map (highBCD, digit0); sevenseg 1 : sevenseg port map (lowBCD, digit1); end; Counter.vhd library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.numeric std.all; entity counter is port(

architecture synth of counter is signal count : unsigned(25 downto 0); begin process (clk) begin if rising edge(clk) then count <= count + 1;</pre> end if; end process; result <= std logic vector(count);</pre> end;

result : out std logic vector(25 downto 0)

port( S : in unsigned(3 downto 0); segments : out std logic vector(6 downto 0) ); end sevenseg; architecture synth of sevenseg is

use IEEE.std\_logic\_1164.all;

use IEEE.numeric std.all;

entity sevenseg is

with S select

segments <= "0000001" when "0000", "1001111" when "0001", "0010010" when "0010", "0000110" when "0011", "1001100" when "0100", "0100100" when "0101", "0100000" when "0110",

> "1100000" when "1011", "0110001" when "1100", "1000010" when "1101", "0110000" when "1110", "0111000" when "1111", "1111111" when others;

"0001111" when "0111",

"0000000" when "1000",

"0001100" when "1001",

"0001000" when "1010",