

c) redlize the boolean exposers using minimum no.
of KAND gate.

30 what are integrator and differentiator? Describe

(b) The midrange of an loop gain of a certain op-amp is 120 dB. Negative feedback reduces this gain by 50 dB. What is the close loop gain. (5)

(a) Define truth table of XOR gate. Inhabement XOR operation using minimum no of a input NAND gate.

4+1

it with suitable block diagram. (5)

(2) (a) (ABC)16 = (?)a

(b) (195) 8 = (3) 2

7 = (A+B) (A+B)

o marprib dould ell worth

2) - 2(803.23.3)+2:3

(b) If in an adder 3 input swistances are 2Kg, 450 and 8Ks. and the feedback swistance is 10Kg. 450 What is the old voltage.

Short note

- (b) Operational amplifier

2015


1) Draw the block diagram of an op-amp, and write down the characteristics of an eided op-amp.

@ (x) (11011·1040) 2 = (?) 10 (b) (756.603)<sub>8</sub> = (2)<sub>18</sub>

(c) Realize the boolean emprussion using minimum no of NOR gates

M = (AB' + A'B.)

(3) obtain the closed loop gain, CMRR in dB and maximum operating freq for the non inverting amplifser shown in fig whose common made me gain is 0.003 and slew rate is 0.2 V/hs.



(2) (a) Write down de Morgan theorem. (b) (i) (11001·101)<sub>2</sub> = (?)8 (ii) (284.56)10 = (?)2 (c) Realize the boolean expression using basic gates. Y= B(AC+AE) + ABC. 3 Short Notes: (a) Summing amplifier (8) (b) Race around cond' in Jx latch. 1. = mention the difference blw ideal and practical op-amp. What do you mean by virtual ground of an op-amp. 2017 2. (a) What do you mean by universal gates. (2)

(b) Red Realize the expression using NOR gates - $Y = \overline{AB} + AB$ . (3) a) design an adder cut using op-amp. to get the output expression as -Vout = 4+ 10 v2 + 100 v3 where vi, va and v3 are ilps of to the of-amp and RF = 100K.

(4) Sh. note -> Se Morgan's theorem.

Integrated cut (Introduction)
op-amp and its terminal properties Application (i) Inventing & Won inventing
(ii) Adder (11) Subtractor (1) constant gain amplifier (V) Voltage follower (Vi) Comparator (vii) Integrator (Viii) Differentiator Logic gates and function realization & with openous.