

8051

i) 8 bit CMOS CPU

4KB ROM

ii) ~~256~~ 128 bytes on chip RAMRegisters

- 1) Accumulator
- 2) PSW
- 3) register B
- 4) 8 bit stack pointer
- 5) 16 bit data pointer
- 6) P.C
16 bit
- 7) Program address register
- 8) 16 bit timer registers
- 9) inst. registers
- 10) control registers

4 banks, 8 registers each.

Physically these occupy first 32 bits of RAM.

Only one bank made active at a time.

bit 3 & bit 4 decide which bank to make active.

Data Pointer: DPH \rightarrow higher DPL \rightarrow lowerPO, P1, P2, P3: Ports 0, 1, 2, 3.Serial Data buffer: Transmit buffer register,
Receive buffer register.Timer Registers: (TH0, TL0), (TH1, TL1), (TH2, TL2)

These are register pairs (16 bit) for timer/counter

0, 1, 2.

Capture registers: RCAP2H & RCAP2L are capture registers
for Timer 2 capture mode.PSW \rightarrow Program Status Word

7	6	5	4	3	2	1	0
CY	AC	FO	RS1	RS0	OV	-	P

P \rightarrow ParityOV \rightarrow overflowRS0 & RS1 \rightarrow Selection of register bank.FO \rightarrow Used for general purposeAC \rightarrow Auxiliary carryCY \rightarrow carry.

Pins of 8051

RST \rightarrow Resetting the device

XTAL2 \rightarrow It is the output of an inverting amplifier which is a part of on chip oscillator.

XTAL1 \rightarrow Input of an inverting amplifier which is a part of on chip oscillator.

\overline{PSEN} \rightarrow Program Store enable. It is read strobe for ext mem.

ALE \rightarrow Address latch enable. Control signal.

\overline{EA} \rightarrow External access. Controls access of program memory.

When an ext mem. is attached to the 8051, PORT0 & ~~PORT1~~ PORT2 acts as multiplexed add. (data bus).

2 lines of Port 3 \rightarrow \overline{RD} & \overline{WR} generate

----- \rightarrow for TXD & RXD for serial data transmission

----- \rightarrow ext. interrupts

----- \rightarrow ext. input for timers
Timer 0 & Timer 1.


Interrupts

5 interrupts from \rightarrow serial port, 2 timer from timers,


2 from ext. interrupts ($\overline{INT0}$ & $\overline{INT1}$)

<u>Interrupt</u>	<u>Flag</u>	<u>Vector Addr.</u>	<u>Priority</u>
Ext interrupt $\overline{INT0}$	IED	0003	Highest
Timer / Counter Interrupt	TF0	000B	
Ext. interrupt $\overline{INT1}$	IED	0013	
Timer / Counter	TF1	001B	
Serial Port	R1 or T1	0023	
Timer / Counter 2	TF2	002B	Lowest.

IE Register




Interrupt Priority:



PX₀ → 1 → set high priority
 PX₀ → 0 → set low priority.

Timers / Counters:



Timer / Counter Timer / Counter 0

M ₁	M ₀	Mode	
0	0	0	13 bit timer / counter
0	1	1	16 bit - - -
1	0	2	8 bit - - -
1	1	3	Timer / counter 0 operates as 2 separate timer / counters.

Timer / counter 1 cannot work in Mode 3. However can work in Mode 0, 1, 2.

Internal Data Memory Space

00-07H : Bank → 0 : R0-R7 (working registers)
 08-0FH : Bank → 1 : R0-R7 (working registers)
 10-17H : Bank → 2 : - - - - -
 18-1FH : Bank → 3 : - - - - -
 20H - 2FH : Bit addressable RAM locations,
 (128 location for 128 bits)
 30H - 7FH : General byte addressable.

Addressing Modes:

- i) Register Addressing: 8 working registers of selected register bank are addressed by reg addr. last 3 bits of opcode.
- ii) Direct Addressing: Access SFR & lower 128 bits of RAM.
- iii) Register indirect: The content of either R0 or R1 is used as pointer to access mem. locations in 256 bytes block. execution of PUSH, POP operations.
- iv) Immediate \rightarrow It is used for program memory.
- v) Base + Index register Indirect Addressing \rightarrow
eg: @DPTR + A
or @PC + A.

\rightarrow immediate addr @ \rightarrow content of.

MOVC A, @A + DPTR

~~MOVC~~ \rightarrow loads accumulator with a code byte or constant from the memory.

~~MOVX~~ \rightarrow

MOVX A, @Ri \rightarrow Moves data from ext. mem to accumulator or vice versa.

XCH \rightarrow exchange

XCHD \rightarrow exchanges lower order nibble.

eg: XCHD A, @Ri \leftrightarrow $[A_{3-0}] \leftrightarrow [R_{3-0}]$

ADDC \rightarrow Add with carry

SUBB \rightarrow Subtract with borrow

ANL \rightarrow Bitwise AND (logical)

ORL \rightarrow " OR

XRL \rightarrow " XOR

RL \rightarrow Rotate left

RLC \rightarrow

ACALL → Absolute call

LCALL → long subroutine call

RET → Returns from subroutine

RET → ~ ~ interrupt serviced subroutine.

AJMP → Absolute Jump

LJMP → Unconditional long jump.

SJMP → - - - short ~

JMP @A+DPTR → Jump indirect relative to DPTR.

CJNE → Compare & jump if not equal.

~~DEC~~ DJNZ direct, rel → Decrement the content of specified direct address & jumps to rel if not zero.

JBC → Jump if content of specified bit address is set to 1.

JNB → - - - - - not set.

SETB C → set carry flag.

SETB bit → set content of specified bit address.