



Basic Structure of a vector-register architecture


Vector-Vector Instruction



Vector-Scalar Instruction



Vector-memory instruction




Vector Reduction instruction

V_j Register

V_k Register.

S_i register.



Functional Unit.

Gather Instruction

VL Register

4

AO

100

Vo Register V1 Register

4	600	*
2	400	S
7	250	#
0	200	@

Memory	
Addr	Content
100	@ 200
101	300
102	S 400
103	500
104	* 600
105	700
106	100
107	# 250
108	350

Scatter Instruction

VL Register

4

AO

100

Vo Reg.


4
2
7
0

V1 Reg

200
300
400
500

Memory	
100	500
101	
102	300
103	
104	200
105	
106	
107	400
108	

Masking Instruction



V₀ is lifted for zero or non-zero elements

VM → 0 indicates zero

1 indicates non-zero

VL → Length of vector being tested


V₁ → Index of non-zero elements

Vector Stride

$\begin{bmatrix} 1 & 2 & 3 \\ 4 & 5 & 6 \\ 7 & 8 & 9 \end{bmatrix}$ ~~Recs~~

Row major order: 1 2 3 4 5 6 7 8 9

Column major order: 1 4 7 2 5 8 3 6 9.



4-way interleaving
within each
memory bank


No. of banks = 2
 No. of modules per bank = 4
 No. of words per module = 8
 (1 bit)
 (2 bits)
 (3 bits)
6 bits




2-way interleaving within each memory bank.

No of banks = 4 (2 bits)
 No of modules per bank = 2 (1 bit)
 No of words per module = 8 (3 bits)
 6 bits

Configuration of Illiac IV



Components of a Processing Element



Calculation of $S(k) = \sum_{i=0}^k A_i, k=0,1,\dots,7$
in an SIMD Machine

