Computer Architecture: Assignment 2 Name Shayeri Das CSE(A) 1351009

1. Write short notes on Amdahi's law and Gustajson's Law

Ans: Amdahl's haw

In Amdahi's law, computational workload W is fixed while the number of processors that can work on N can be increased.

Denote the execution rate of i processors as Ri, then in relative comparison they can be simplified as R_= 1 and Rn= n. The workload is also simplified. We assume that the workload consists of sequential work XW and n parallel work (1-x)w where & is between 0 and 1. More specifically, this workload can be written in a rector form as, $W = (\alpha, 0, ..., 0, \alpha - 1)W$, or $W_1 = \alpha W$, $W_1 = (1 - \alpha)W$, and $W_2 = 0$ for all i = 1, n

The execution time of the given work by n processors is then computed as,

$$T_n = \frac{W_1}{R_1} + \frac{W_n}{R_n}$$

Speedup of n processor system is defined using a reatio of execution time, i.e.,

the execution time in relation W gives.

$$5n = \frac{N/1}{\frac{2N}{4} + \frac{(1-x)N}{n}} = \frac{n}{1 + (n-1)^{x}} \cdots (1)$$

Eq. (i) is called the Amdahi's law. If the number of processors is increased to infinity, the speedup becomes,

$$5\infty = \frac{1}{\alpha} \cdots (2)$$

Notice that the speedup can NOT be increased to injinity even if the number of processors is increased to injinity. Therefore, Eq. (2) is referred to as a ion sequential bottleneck of multiprocessor systems.

Gustafson's Law

This law lays that increase of problem lize for large machines can retain scalability with respect to the number of processors

Assume that the workload is ecaled up on an n-node machine as,

Speedup for the scaled up workload is then,

$$S'_{n} = \frac{Single\ Processor\ Execution\ Time}{n-Processor\ Execution\ Time}$$

$$S'_{n} = \frac{(\alpha W + (1-\alpha) NW)}{1} \qquad (3)$$

Simplifying Eq. (3) produces the Gustafson

$$\sin' = \alpha + (1-\alpha)n \dots (A)$$

Scanned by CamScanner

Ley

275

pflops

Notice that if the workload is scaled up to maintain a fixed execution time as the number of prescutors inoceases, the speedup inoceases linearly. What Guerafeon's law eage is that the true parallel power of a large multiprocessor system is only achievable when a large parallel problem is applied.

2. What is the difference between UMA and NUMA architecture? Are these SIMD or SISD or MIMD or MISD architecture?

Anc: UMA (Uniform-Memosy-Access) Model and NUMA (Nonuniform-Memory-Access) Model are two different sels of architectural models Bavailable for a multiproxessor.

These models being multiprocessor systems belong to MIMD elass of computer as classified by M. J. Flynn.

Differences between UMA and NUMA architecture:

UMA Model

- · shared memory system as an the processors access the physical main memory uniformly
- · all processors have equal access time to all memory word; uniform memory access
- · also termed as tightly coupled systems (Tes) due to high degree of resource sharing
- · Hower to access main memory due to added delay through interconnection networks.






Fig: UMA model of multiprocessor.

NUMA Model

- · distributed · memory system in which a local memory is attached with each processor. All total memories distributed throughout the system form a global shared memory acceptible by all processors.
 - · a memory word access time varies. with the location of the memory word in the shared memory.
- · also known as loosely coupled eystem (LCS) or distributed eystem.
- · faster to access local memory with a local processor.





Loosely coupled architectures means changes in one module /section/ component hardly affect other components and each module is comewhat independent of each other. This aschitecture is nobust, easy to maintain and scale. On the other hand, tightly coupled architecture promotes inter dependent applications and code. Tightly coupled aschitecture is fragile as minor issue in one segment can bring the whole architecture down. 5. Explain with a simple diagram the functioning of a dynamic data from architecture machine. And: The functioning of a dynamic dataflow architecture machine one as follows: -· Separate data tokens and control Token: labeled packet of impormation Matched ·Allows multiple iterations to be simultaneously Matching active - shalled control (instruction) - Separati dala Yokens -a data token can carry a loop iteration number Processingle ·Match tokens' tage in matching store via alsoc Enabled -it match mot found, make entry, wait for partner When there is a match, fetch coor, instruction from Opcode Literal/constant program memory · Require large associative search -to match lage. Adds "structure etorage" DYNAMIC PATAFLOW -accelled via kelect function—index and extructure ARCHITECTURE descriptor as impub. 6. What is miss penalty? State briefly what are the ways of reducing miss rate, miss penalty and hit time? Anc: The difference between hower level access time and cache access time is called miss benally · Reducing Miss Rate 1. Reduce Misses via Larger Block Size 2. Reduce Conflict Misses Via Fligher Associativity 3. Redning conjuict Misses via Victim Cache 4. Reducing conspict Misoer via Brendo-Associativity 5. Reducing Misses by HW Prefetching Instruction, Data 6 Reducing Misses by SW Prejetching Data I Reducing Capacity/Conflict Missel by Compiler Optimizations

- · Reducing Mice Penalty
 - I Read Briosity over write on Mile
 - 2. Subblock Placement to Reduce Miso Penalty
- 3. Early Restart and Critical Word First
- 4. Non-blocking Caches to reduce stall on missee
- 5. Second Level Cache
- · Reducing Hit Time
 - 1. Fast Hit times via Small and Simple Caches
 - 2. By Avoiding Address Franslation
 - 3. Via Pipelined Writes
 - 4. Fast Writer on Missey Via Gorall Subblocks
- T. What are the cache coherence protocole?

Ane: The multi-cache inconcistency in multiprocessor systems known as the cache coherence problem can be avoided by implementing the cache coherence protocols. They have been divided into so throweard hardware protocols.

software Protocol: Relieu on the compiler to deal with the problem. The compiler analyzed the data items shared by drifterent processors. It tags the writable shared items as mon-eacheable. Therefore, a reference by any processor to this shared items is made directly to the main memory. Converbely, a read only seasonent of data items, which is shared by several processor, rock not be non-coeheable. This approach is simple and less expensive as no hardware circuitry is required and the solution is achieved at the compiler time.

Hardware Prototocols: 1. Snoopy Protocol
2. Directory Protocol

+Snoopy Prototol: In this protocol, a snoopy cache controller is attached with every processor that constantly monitors the operations on the bus by other processors. Every processors keeps track of the other processors's memory writes. Two common approaches are adopted based on snooping:

item in its eache, it sends message to all other processor and supplies the new updated value of the item so that other processors can update their bocal eaches immediately. If the shared items can be identified, then the extent of broadcasting can be reduced.

write invalidate Protocol: multiple copies of an item are allowed. Flowever, whenever a processor modifies location & in its cache, it must check the other caches to invalidate possible copies. This operation is called as cross-interrogate (XI).

- Directory Protocol: Inthis protocol a centralized controller is maintained that is a fart of the main memory evolver and a directory is kept in main memory. The directory contains global state information about the contents of the various local caches. When a processor modifies the information in its eache the central memory controller checks the directory and finds which processors are affected. Only the affected processors are Informed about the change by the central controller MEST Protocol : To provide cache consistency, the data cache often supports a prototocol known as Modified Exclusive snared Invalid (MESI).