

- Priority
- Interrupt type 00H  
     ↳ Divided by 00H } ①
  - Type 01H → Single Step Execution
  - Type 02H → NMI (Non-Maskable Interrupt) } ②
  - Type 03H → INT 00 - FFH } ③
  - Type 04 → Overflow [ Overflow flag is set, if after processing too +ve data we get -ve output, or after processing too -ve data we get +ve output ]

### Microcontroller 8051 (Intel)

8 bit microcontroller  
 ↓  
 8 bit ALU in CPU

CPU	128 byte RAM	4K ROM
TIMER COUNTER 2	Serial Port	Parallel Ports 2

Max Rom that can be added = 64K

PIC 16F877

↓  
 another microcontroller

parallel 4 I/O Ports (Port 1, Port 2, Port 3, Port 4)

- Can't perform several tasks at a time.
- Everything present in a single chip

### Registers:

- Accumulator (A), B, R0, R1, R2, R3, R4, R5, R6, R7, PC, SP  
     8 bit      8 bit      16 bit

- DPTR (16 bit)  
     ↳ Data Pointer Register

$$\text{DPTR} = \text{DPTR}_H + \text{DPTR}_L$$


(16)      (8)      (8)

- PSW (8 bit)

PSW → Program Status Word

↳ Flag Register

PSW (8)



Carry

Not in use

Set for BCD Addition

Overflow

(While adding two numbers, and result is zero, and vice versa, overflow flag is set)

Not in use

Parity

Helps in Selecting

Register Bank


(There are 4 reg. banks)

RS1 RS0  
00 → Reg. Bank 0


01 → Reg. Bank 1

10 → Reg. Bank 2

11 → Reg. Bank 3



Similarly for Reg. Bank 1, 2, 3



$$80 + 16 \times 2 + 32 = 128 \text{ byte}$$

$$16 \text{ byte} \times 8 \text{ bit} = 128 \text{ bit}$$

RESET

SP → 07H

MOV A, R1

MOV R1, P4

~~Set PSW B~~ / ~~Set PSW 4~~  
~~CLR PSW 3~~  
~~MOV R1, R7~~

~~SET B PSW 4~~  
~~CLR PSW 3~~  
~~MOV R1, R7~~

• Any I/O device can be connected to P2 (Port 2)

• PS ports are usually


• T0, T1 are used for Timer operations.

• EA → External Access

When we use an external

ROM,  $\overline{EA} = 1$ , i.e.  $EA = 0$ , (it is connected to Gnd).

Crystallographic  
Oscillator  
For  
Frequency  
Specification



Pin Diagram of 8051

### Power on Reset (Required for Sem)

Circuit is automatically restarted when power is turned on.







Fig: Power on RESET Circuit



Open Drain

Port 0 pull up resistor connection

- In 8051 which port are having open drain structure. How is it solved?

## 8051 Processing Modes


1. Immediate  $\rightarrow \text{MOV A, \#40H}$   $\rightarrow$  sign specifying that it is an immediate data
2. Register  $\rightarrow \text{MOV R}_1, \text{B}$
3. Direct  $\rightarrow \text{MOV A, 40H}$   $\rightarrow$  40H is memory address; data in memory is transferred to register A
4. Indirect  $\rightarrow \text{MOV B, @R}_0, \text{MOV @R}_1, \text{A}$
5. Indexed  $\rightarrow \text{MOV DPL, \#10H, MOV A, @A + DPL}$   $\rightarrow$  this sign means that R1 is holding some address together

✓ ~~MOV~~  
~~A, B~~

• After @R, only A  $\rightarrow$  or B can be used.

$\text{MOV R}_1, \#39H \rightarrow R_1 = 39H$

$\text{MOV B, @R}_1 \rightarrow$  from memory stored at R<sub>1</sub> To B



## 256 Byte ALLOCATION

$\text{SP} \rightarrow 0FH07H$

$\text{PUSH } 01H$

$\text{POP } 0FH03H$

$\text{MOV SP, \#3FH}$

Stack top location  $\#3FH$

## Example of Direct Addressing mode

$\text{MOV A, 90H}$

MOV SP, #3FH

PUSH 01H


PUSH 31H

POP 18H

POP 19H

BCD Addition → DAA

MUL AB



DIV AB

$\frac{A}{B} = A(Q)$  → Quotient in Acc. (A)

$B(R)$  → Remainder in B

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location ~~40H~~ 47H onwards. Find the average marks and output it on Port 1.

0. MOV P1, #00H

1. MOV R2, #06H

2. MOV B, #06H

3. MOV R0, #47H

4. MOV A, #00H

5. L2: ADD A, @R0

6. INR R0

7. ~~DEC R0~~ ~~DON'T~~

MOV SP, #3FH

PUSH 01H


PUSH 31H

POP 18H

POP 19H

BCD Addition → DAA

MUL AB



DIV AB

$\frac{A}{B} = A(Q) \rightarrow \text{Quotient in Acc. (A)}$   
 $B(R) \rightarrow \text{Remainder in B}$

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location 47H onwards. Find the average marks and output it on Port 1.

0. MOV P1, #00H

1. MOV R2, #06H

2. MOV B, #06H

3. MOV R0, #47H ~~MOV R0, #47H~~

4. MOV A, #00H

5. L2: ADD A, @R0

6. INR R0? ~~INR R0~~ → INC R0

7. DEC ~~R0~~

8. JNZ L2

• 7, 8 can be replaced as

DJNZ R2, L2

9. DIV AB

10. MOV P1, A

## Timer/Counter of 8051

How to Load:

MOV TH1, #OFFH

high 8 bit    low 8 bit  
Timer 0 → TH0 + TL0

Timer 1 → TH1 + TL1


TMOD<sub>(8)</sub>

TCON<sub>(8)</sub>

• TMOD → Timer MODE Set

• TCON → Timer Control Set

TMOD<sub>(8)</sub>



Gate → 1 → Means we require some hardware triggering for controlling the timer operation

0 → Means we require some software operation to trigger

T/C → Used for controlling Timer/Counter operations.

1 → Counter → for event counting

0 → Timers

M<sub>1</sub>, M<sub>0</sub> → Used for setting the mode of timer/counter

0 0 → Mode 0 (13 bit)

0 1 → Mode 1 (16 bit) → (Normally Used)

1 0 → Mode 2 (8 bit) auto reload

1 1 → Mode 3 (Split mode)



TCON<sub>0</sub> → Present in the SFR Zone



TF<sub>x</sub> → Timer Overflow Flag

TR<sub>x</sub> → Timer Run/Start-Stop Flag

IE<sub>x</sub> → Ext. Interrupt Occurrence Flag

IT<sub>x</sub> → Ext. Interrupt Type

? check

IE<sub>0</sub> → 1 → implies Ext. INT 0 is high

→ 0 → When the  $\mu$ controller is serving some interrupt on INT0

TF<sub>x</sub> → Check Overflow. On the next go, it resets its value.

Setting



Clock pulse → 11.0892 MHz  
≈ 12 MHz

~~T = 1.0854~~

MOV TMOD, #01<sub>H</sub> → Timer 0 in Mode 1

MOV TH0, #00<sub>H</sub>

MOV TL0, #00<sub>H</sub>



MOV TMOD, #01<sub>H</sub> → Timer 0 in Mode 1  
MOV TH0, #00<sub>H</sub>  
MOV TL0, #00<sub>H</sub>

SET TR0

LI: JNB TFO, LI

CLR TR0

CLR TFO

SET TR0 → Set TR0 to 1

Keep counting till

Overflow (TF0 → 1)

means Overflow

LI: JNB TFO, LI → Branch when TFO is not high

- In the following program, we are creating a ~~square~~ <sup>square</sup> wave of 50% duty cycle on P1.5 bit. Timer 0 is used for generation of time delay. Calculate the frequency of square wave generated on P1.5.

```

MOV TMOD, #01H 2T
L1: MOV TH0, #00H 2T
    MOV TLO, #00H 2T
    CPL P1.5 → Complement 1T
    CALL DELAY 2T
    SJMP L1 → Short Jump 2T

```

Time Delay

FFFF  
 ↑ 16 T  
 FFFD


```

DELAY: SETB TR0 1T
      L2: JNB TFO, L2 16T
          CLR TR0 1T
          CLR TFO 1T
          RET 2T

```

$30 + 2$  → First Line is out of loop

Calculating Frequency:



$$t = (2 \times 30 + 2) \times 1.085 \mu s = 67.27 \mu s$$

$$\therefore f = \frac{1}{t} = 0.014 \text{ MHz (Ans)}$$