operations like multiplication & division can be done directly.

- -> general purpose registers } 16-bit of more
- > Jeneral Data Registers
- 2) Degment registers
- 3) Flag IPS W registers
- 4) Pointers and index register.

(I) AX AH BL BX BH CL cx cn NO [XO

. Register Cx is used as a default counter in case of string and loop counters operations. [string - set of data bytes stored in consecutive locations.]

god butter roccord that a god but for good granes

- · Ax > 16 bit accumulator.
- · Bx -> Bx is used as an off set storage for forming physical address of memory in cose of sectain addressing mode.
- . DX -> DX is the general purpose register which may be used as on implicit operand/ destination in case of few intructions/operations roft leaked has the smith of

## (2) 4-segment registers ->

Code segment register (CS)

(05) sata

Ezma « · (ES)

- this historia is 0808 to marchester respond -> CS is used in the code segment of the money.
- -> AS points to the memory where data in resided,
- -> Es is also a partion where data is seved.
- -> SS is used for addressing stack segment of memory.

## (3) Flag/PSW registers .

Divided into 2 parts:

of 16-bit register

- (i) Condition code / Status flag -> Consists of lower order bytes jolong with overflow flag.
- Constats of higher order byte of 16-bit trag register of 8086. (i) Machine Control flag -> a consists of 3 glays '. -

- (9) Direction flap a used by string manipulations intructions of this flap bit is zero, the string is proumed beginning from the laust address to the highest address in auto-incurrenting mode. Otherwise, string is processed in auto-decumenting mode.
  - (6) Interrupt flag -> of this flag is set, maskable interrupts one recognised by CPU otherwise ignored.
    - C) TRAP Flag -> of this flag is set, processor enters single execution mode. Processor executes curent intraction and control is transferred to the TRAP Interrupt Seurice Source Substoutine (ISS).

20 bit => 1 MB = 16 segments (64K)

(4) SP, BP, SI, DI and IP

Stack.

SP,BP > Contains off net address for stack.

- -) Register 5 I is used to stone offset of the data segment while register DI is used to stone off set of extra segment.
- -) It contains of -set address for code segment of memory.

Complex architecture of 8086 is divided into a facts:

- 1) BIU (Bus Insuface Unit):BIU contains cut for physical address; calculations and a predecoding instruction
  by te greve which is 6 byte long.
- Execution unit (EU):
  While BIV is operating, an opcode is getthed after completion of execution, done

  by EV:

Interrupt.

- 1) were, device which is in service sends a notification to the controller by sending an interest signal.
- 2) upon receiving notification, the controller finishes its ament instruction and seves. the device voing & ISS.
- 3) Priorities can be assigned to the introupts & service is also undered are, to priority.
  - 4) The controller can mask a device request for service.
  - 5) more effective method of seweing intermebts as time is efficiently used to service the device which is in bugent need.

- 1) here, microcontroller continuously monitors the status of a given device.
- 2) here if status anditions are met, then oney untroller sews the device.
  - 3) Polling method cannot assign priority since it checks all devices in a lound-rolin familia.
    - 4) This is not possible in polling method.
  - 5) This method wostes much & time of the controller by folling devices that do not need much service. (tying down controller)

- 6 intempts in 8051;
- i) React -> When it is activated, 8051 jumps to location 0000H.
- 2) 2 interrupts are set aside for the times I for times 0 & one for times 2.
- 3) 2 interrupts are set a side for externat hardware interrupts. Pin nos. 12 & 13 in part 3 are assigned for the external hardware intumpts. INTO also known as 6×1, and INT 1/EX2
  - 4) devid communication has a single interrupt that belongs to both receive & transmit.

## Enabling and disabling on interrupt ->

The intempt must be enabled by software. There is a register called intempt enable (IE) that is responsible for enobling & disabling interests,

(cond .... )

IE. 7 > sipable all interrupts in EA=0. If EA=1, each interrupt source is individually enabled/diabled by setting/cleaning its enable bit.

is entitled and is a work of the result sett of shier as are experience to

IE.6 -> 06 is not implemented.

stail material writing much of three di

with success some how

IE.5 -> 05 enables/disables times 2 overflow.

IG.4 -> Det Enables / diables serial port intempt.

IE.3 -> Enales/dialus times 1 overflow.

IE.2 > & a external intempt 1.

361 -> " times o overflow intrust.

360 -> " enternal interrupt 0.