- Interrupt $\wedge$ 00H   type   Priority
        $\longrightarrow$ Divided by 00H   ① }

- Type 01H $\longrightarrow$ Single Step Execution   }
- Type 02H $\longrightarrow$ NMI (Non-Maskable Interrupt) } ②
- Type 03H $\longrightarrow$ INT 00 – F.F H } ③
- Type 04 $\longrightarrow$ Overflow [Overflow flag is set, if after processing
                            too the data we get –ve output, or
                            after processing $+$ –ve data we get
                            the output]

Microcontroller 8051 (Intel)

8 bit microcontroller
↓
8 bit ALU in CPU

PIC 16F877
↓
another Mcontroller

Max Rom that can be
added = 64K

CPU	128 byte RAM	4K ROM
TIMER COUNTER 2	Serial Port	Parallel Ports 4

parallel
$\rightarrow$ 4 I/O Ports (Port 1, Port 2, Port 3, Port 4)

- Can't perform several tasks at a time.
- Everything present in a single chip

Registers:

                        8 bit   8 bit
- Accumulator (A), B, R₀, R₁, R₂, R₃, R₄, R₅, R₆, R₇, PC, SP
                    └――――――――――――――――――――――――┘   ↓
                            8 bit   16 bit

- DPTR (16 bit)
    └→ Data Pointer Register)

$$DPTR = DPTR_H + DPTR_L$$
$$(16) \quad\quad (8) \quad\quad (8)$$

- PSW (8 bit)   PSW → Program Status Word
    └→ Flag Register

PSW (8)

D7	D6	D5	D4	D3	D2	D1	D0
CY	AC	FO	RB1	RB0	OV	--	P

CY → carry

AC → Not in use

Set for BCD Addition

Overflow
(While adding two number, and result in zero, and vice versa, overflow flag is set)

Not in use

Parity

Helps in Selecting Register Bank
(There are 4 reg. banks)

RB1 RB0
00 → Reg. Bank 0
01 → Reg. Bank 1
10 → Reg. Bank 2
11 → Reg. Bank 3

RB0
R7
R6
R5
R4
R3
R2
R1
R0

Similarly for Reg. Bank 0 1, 2, 3

$80 + 16 \times 2 + 32 = 128$ byte

7FH	Scratch Pad Memory
30H	
2F	Bit Adder accessable
20H	
1FH	RB3
18H	
17H	RB2
10H	
0FH	RB1 Stack
08H	
07H	RB0
00H	

80 byte

16 byte

32 byte

16 byte × 8 bit = 128 bit

Register bank

@ RESET,
SP → 07H

MOV A, R1

MOV R1, P4

~~Seg~~ ~~B-Set~~ (S/et B) , b) Set ~~B-Set~~ PSW. 4

CRM PSW, #3 ,

MOV, R4 R7

SET B PSW 4

CLR PSW 3

MOV R1, R7

- Any I/O Device can be connected to P2 (Port 2)

- ~~P3 pin ports are usually~~

- To, T1 are used for Timer operations.

- EA → External Access

  When we use an external ROM, $\overline{EA} = 1$, ie. EA = 0, (it is connected to Gnd).

Crystallographic Oscillator For Frequency Specification

Pin Diagram of 8051

Power on Reset (Required for Sem)

Circuit is automatically restarted when power is turned on.

+5V (Vcc)

10 YF   30pF

8051

31

18

19

9

8.2 k

11.0592 MHz ≃ 12MHz

Fig: Power on RESET Circuit

Pull up resistors

+5V

10K   10K

Vcc   P0.0
29
P0.2
30
P0.2
37

P0.7
32

Open Drain

Port 0 pull up resistor connection

• In 8051 which ports are having open drain structure. How is it solved?

8051 Processing Modes —

1. Immediate → MOV A, #40H ----→ Sign specifying that it is an immediate data

2. Register → MOV R1, B

3. Direct → MOV A, 40H ----→ 40H is memory address; data in memory transferred to reg A

4. Indirect → MOV B, @R0 , MOV @R1, A ----→ this sign means that R1 is holding some address

5. Indexed → mov DPL, #10H ; mov DPH, #20H } together
   move A, @A + DTTR

V. mov / A DPH

• After @R1, only A or B can be used.

mov R1, #39H → R1 = 39H

mov B, @R1 → from memory stored at R1 to B

OFOH — B
OEOH — A
OBOH — P3
DAO — P2   Rest 128
90H — P1   byte as
80H — P0   Special Function Register (SFR)
7FH
Scratch Pad
Memory
byte address
30H
2FH | 7FH
20H
1FH | Register Bank 3
   "   2
   "   1
00H "   0

byte address
Internal RAM (128 byte)
Bit Address

Immediate mode   Memory Address
Addressing mode
→ 90H (Direct Add. mode)
MOV P1, #OFFH
SETB P1.0
CLR P2.0
→ Pin 21
Status → 0

MOV A,

256 Byte ALLOCATION

Example of Direct Addressing Mode:

SP → ~~0FH~~ 07H | mov SP, #3FH   MOV A, 90H
PUSH 01H | Stack top location #3FH
POP ~~0FH~~ 03H

MOV SP, #3FH

PUSH 01H

PUSH 31H

POP 18H

POP 19H

BCD Addition → DAA

MUL AB   DIV AB
─────────   ─────────

A * B = [B | A] $\frac{A}{B}$ = A(Q) → Quotient in Acc.(A)
         ↓   ↓   B(R) → Remainder in B
    higher byte lower byte
    of result   of result

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location ~~from~~ 47H onwards. Find the average marks and output it on Port 1.

```
0.       MOV P1, #00H
1.       MOV R2, #06H
        ─────────────────
2.       MOV B, #06H
        ─────────────────
3.       MOV R0, #47H
4.       MOV A, #00H
        ─────────────────
5. L2:   ADD A, @R0
6.       INR R0
7.       DEC
```

MOV SP, #3FH

PUSH 01H

PUSH 31H

POP 18H

POP 19H

BCD Addition → DAA

MUL AB

$$A * B =$$

higher byte of result   lower byte of result

DIV AB

$$\frac{A}{B} = A(Q) \rightarrow \text{Quotient in Acc.}(A)$$

$$B(R) \rightarrow \text{Remainder in B}$$

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location 40H 47H onwards. Find the average marks and output it on Port 1.

```
0.      MOV P1,#00H
1.      MOV R2,#06H
        ─────────────
2.      MOV B,#06H

3.      MOV R0,#47H   ↗ mov R0,#17H .
        ─────────────
4.      MOV A,#00H
        ─────────────
5. L2:  ADD A,@R0
6.      INR R0?  →  INC R0
7.      DEC
```

~~JNZ L2~~

8. JNZ L2

---

9. DIV AB

10. MOV P1, A

- 7,8 can be replaced as

  DJNZ R_2, L2

Timer/Counter of 8051

How to Load:
MOV TH1, #OFF$_H$

high 8 bit   Lower 8 bit

Timer 0 → TH0 + TL0

Timer 1 → TH1 + TL1

TMOD(s)

TCON(s)

- TMOD → Timer MODE Set
- TCON → Timer Control Set

TMOD(s)

D7	D6	D5	D4	D3	D2	P1	D0
Gate	T/C	M_1	M_0	Gate	T/C	M_1	M_0

Timer 1   Timer 0

Gate → 1 → Means we require some hardware triggering for controlling the timer operation

0 → Means we require some software operation to trigger

T/C → Used for controlling Timer/Counter operations.

1 → Counter → for event counting

0 → Timer

$M_1 M_0$ → Used for setting the mode of timer/counter

0   0 → Mode 0 (13 bit)

0   1 → Mode 1 (16 bit) → (Normally Used)

1   0 → Mode 2 (8 bit auto reload)

1   1 → Mode 3 (Split mode)

TCON(s) → Present in the SFR Zone

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

TF_x → Timer Overflow Flag

TR_x → Timer Run/Start-Stop Flag

IE_x → Ext. Interrupt Occurrence Flag

IT_x → Ext Interrupt Type

? check

$IE_0 → 1$ → Implies Ext. INT 0 is high

→ 0 → When the Mpcontroller is serving some interrupt on INT0

TF_x → Check Overflow. On the next go, it resets its value.

~~Setting~~

Clock pulse → 11.0892 MHz
≃ 12 MHz

```
mov TMOD, #01H → Timer 0
                  in Mode 1
mov THO, #0FFH
mov TLO, #0FFH
```

$T = 1.085\mu$

```
mov TMOD, #01H → Timer 0
mov THO, #00H      in mode
mov TLO, #00H
```

Cont
FFFF
FFF0 ↑

SET TR0 → Set TR0 to 1

```
SET TR0

L1: JNB TF0, L1
    CLR TR0
    CLR TF0
```

Keep counting till Overflow ($TF_0 → 1$)
↓
Means Overflow

L1: JNB TF0, L1 → Branch when TF0 is not high

- In the following program, we are creating a ~~square~~ wave (a waveform is generated which has equal high and low period) of 50% duty cycle ~~of~~ on P1.5 bit. Timer 0 is used for generation of time delay. Calculate the frequency of ~~square~~ wave generated on P1.5.

```
        MOV  TMOD, #01 H      2T
L1:     MOV  THO, #FFFH       2T
        MOV  TLO, #FF0H       2T
        CPL  P1.5  → Complement  1T
        CALL DELAY            2T
?LJMP?  SJMP L1  → Short Jump  2T


DELAY:  SETB TR0      1T
L2:     JNB  TF0, L2   16T
        CLR  TR0      1T
        CLR  TF0      1T
        RET           2T
        ─────────
          30 + 2  → First Line is out of Loop
```

Time Delay

FFFF

↑ 16 T

FFF0

Calculating frequency:

$$t = (2 \times 30 + 2) \times 1.085 \, \mu s = 67.27 \, \mu s$$

$$\therefore f = \frac{1}{t} = 0.014 \, MHz \quad (Ans)$$