8051 - Architecture, Signals, I/O Ports, Nemory, Counters & Timers - Serial data I/O gnterrupts. Interfacing - Keyboard, LCD, Stepper Motor Control.

The building block of 8051: - CPU, sntoupt controller, on chip part, on chip part, on chip part, on thip part, on thip part, on the par

\* Register section of 8051:-

widely used A, B

8 others one Ro, R. ... Ro7 } 8 bit register.

two popular 16-bit register:

i) Pc ( logram Counter)
ii) BA DPTR ( Data Pointer).

## Instruction MOV

- i) MOV A, # 50 H -> load the value SOH in register A
- 2) MOV A, SOH to move into A, the value held in memory location SOH
- 3) NOV RI, A -> similar to processor
- 4) MOV A, #F9H -> eNOT

#### and notwertene

3) Add two numbers 25H & 34H . A second many many

→ MOV A#25H

MOV R2,#34H

ABO A, R2.

rettain things are not allowed.

An instruction such as PAD R2,#812H is invalid because any authmetic operation must involve the register A, Also, inst. like ADD R3, A is invalid because A should be destination adderss.

\* PSW/ flag register. Program status word

-> this is 8 bit register of which 2 bits are used as user-definable flags.

### 7 6 5 4 3 2 1 0 CY AC FO RS2 RSO OV - P

PSW.7 - Cary was supplied with

PSW. 6 -> Auxilliary Carry

PSW. 5 -> FO -> available to the user for general purpose

 $PSW.4 \rightarrow RS1 \rightarrow Register bank selector bit 1.$   $PSW.3 \rightarrow RS0 \rightarrow "$  bit 0

PSW. 2 -> OV -> overflow overflow glag used for sign bit operation

PSW. 2 -> user definable

PSW.O -> Parity

Cany Flag: - It can be set to I or directly by an instruction such as.
"SETB C" -> set bit cany "CLR C" -> clear cany.

Parity Mag: - of the "A" register contains an odd no. of 2's then P= I,

for even no. of 2's, P= 0.

# RAM Memory space allocation in 8051

There are 128 bytes of RAM in 6085 which are assigned addresses from 00 to 07H. I can be accessed directly as memory locations.

RAM is divided into 3 diff. grp as follows: -

- 1) A total of 32 bytes of gram from locations from 00 to 1fH and set soide for register banks and stack.
- 2) A total of 16 bytes from locations from 20 to 27H are set oside for bit-addressessable 18/10 memory, here one can read or write any single loit by using unique address for that bit write any single loit by using unique address for that bit
- 3) A total of 80 bytes from location 80 to 7f H are used for read and write storage normally known as scratch pad, they might be use for stooring data and parameter by the program.

7F	T warne t
20	scratch bad
30 2f	Bit add- RAM
16	EB-3
17	fB-2
0 F 0 8	RB-1 (stack)
07	RBO

32 bytes divided in to 4 reprister bank. Each comisting of 8 register.

- Register Bank I uses the same RAM space as the stack.
- -> Register Bank O rating from 00 to 07 is the default register bank, that is the when 8051 is bowered up RAM locations 0,1, ... I are accomed with the names Ro, Fr. .. RI.
- surthing of Register Banks

one can switch toper to any other register bank by using bit by & D3 of the PSW register.

as the test of standing to det talk exists to

get !		RS 1 (PSW4)	R20(PSW3)
Bank	0	0	0
u	1	0	1
u	2	1	0
u	3	,	ı

PSW 4 & PSW 3 can be accessed by the bit addressable instructions "SETB" & "CLR".

3) write instructions to use the register bank 3 and load the value OSH in the register Ro

SETB PSW4 SETB PSW 3 MOV RO, #05 H MOV RI, # USH

Addressing mode of 8051; -1) Immediate 2) Register 3) Direct 4) Register Indirect

#### 1) Immediate !

MOV A, #25 H MOV APTR, #1008H

MOV APH, THOH

MOV DOL, #08H

2) Ando Register Addressing Mode . -

> It involves the use of registers to hold the data to be manipulated.

Ex: - MOV A, RO MOV RS, A

MOV RS, RO X

(involid)

involve A -> wight way.

-> this is used to access data stored in RAM & registers of 8051. 3/ Direct (content of 40H loaded into Ro)

MOV RO, 40H the stands but to the to the policy of which are MOV SSM, A

SFR (special function register) with the standard was the second and the second a - each of them have specific location in memory - ranges from 80H-ffH.

Direct add mode can also be used in stack.

It stores the top of stack into R4 of shoren bank.

In this mode, a register is used as a pointer to the data only registers Ro & Ri are used for this purpose. R2 to R7 can be not be used to hold address of operand located 4) Indirect addressing mode: in RAM. When Ro & R, hold the addresses of RAM locations, they must be preceded by

Eq! - 1) MOV A, @RO [ move contents of FAM location whose address is held by Ro to'A'] "i") NOV @RI, AB [convents of B is to be transformed to the address indicated by RI].

3) write a program to copy the value SIH into RAM location 40H to 45H, used in (ii) with a look. (i) direct addressing made

AM) (1) MOV A # STH MOV 40H, A MOV 41H, A mov usn, A (ii) MOV A, #55H MOV RO, #40H (REAM pointer) or MOV Rz, #OSH (data counter)

(ii) TOMOV @RO, A INC RO DJNZ RZ, Again Att (decument & jump if register 7 20)

3) sindex addressing mode:

the 16 bit register PPTR and register A are used to form the address of the · MOVE A, @A + BPTR data element stored in on-chip ROM.

BPTR - 1080 (000 H A love n - final address

By Move the content of (U68 to the 'A) move -> move code