


Odd-Even Memory Bank

SELECTION



- Describe how the Odd and Even Banks are Selected.
- Explain the four States

BHE	A ₀	
0	0	→ 16 bit data D ₁₅ -D ₀
0	1	→ 8 bit (Higher) D ₈ -D ₁₅
1	0	→ 8 bit (Lower) D ₀ -D ₇
1	1	→ Memory data transfer is disabled

$2^{20} \rightarrow 1 \text{ MB Memory}$

$= 1024 \text{ KB Memory}$

$= 512 \text{ KB ODD}$

$+ 512 \text{ KB EVEN}$

C0000H → EVEN

C0001H → ODD

MOV CX, [1000H] → Φ [1000] → CL (Uses D₇-D₀)
 [100] → CH (Uses D₁₅-D₈)
 ODD BANK

- BHE indicates that the higher byte is enabled.

$\overline{BHE} \rightarrow 1, A_0 \rightarrow 0$

• When A_0 is low, Even Bank is selected.

If $\overline{BHE} = 1$, Odd Bank is not selected.

∴ bits $D_{15}-D_8$ are disabled.

• $\overline{BHE} \rightarrow 0, A_0 \rightarrow 1$

Odd Bank to be used.

$D_{15}-D_8$ enabled.

• $\overline{BHE} \rightarrow 1, A_0 \rightarrow 1$

None of the bus can be used.

∴ basically the chip is not selected at all.

Interrupt of 8086

available on D_9 bit

$IF \rightarrow 1$

8086 \rightarrow Interrupted

0

8086 \rightarrow Non-interrupted

$\left. \begin{matrix} STI \\ CLI \end{matrix} \right\}$

Used to set or reset the IF.

• reset \rightarrow Non-interrupted

$INTR \rightarrow$ Interrupt Request Line

• TRAP Flag available on D_8 .

• On the 1st stack content, TRAP and INTR content will be stored.

CS	IP	Line #01
C000	1001	MOV

\downarrow
C1001H

- | | <u>Priority</u> |
|--|--|
| <ul style="list-style-type: none"> • Interrupt ^{type} 00H
 <div style="margin-left: 40px;">↳ Divided by 00H</div> • Type 01H → Single Step Execution | } ① |
| <ul style="list-style-type: none"> • Type 02H → NMI (Non-Maskable Interrupt) | } ② |
| <ul style="list-style-type: none"> • Type 03H → INT 00 - FFH | } ③ |
| <ul style="list-style-type: none"> • Type 04 → Overflow | <div style="border-left: 1px solid black; padding-left: 10px; margin-left: 10px;"> Overflow flag is set, if after processing
 too +ve data we get -ve output, or
 after processing too -ve data we get
 the output. </div> |