
# Module-2 CSEN 3104 Lecture 13

Dr. Debranjan Sarkar

## SIMD Architecture

## Flynn's classification



- Single Instruction Stream Single Data Stream (SISD)
  - Conventional machines with single CPU
  - Capable of only scalar arithmetic
  - $m_1 = m_D = 1$

- m<sub>1</sub>: minimum number of active instruction streams
- m<sub>D</sub>: minimum number of active data streams
- Single Instruction Stream Multiple Data Stream (SIMD)
  - Single program control unit and many independent execution units
  - Example: Illiac IV
  - $m_l = 1, m_D > 1$
- Multiple Instruction Stream Single Data Stream (MISD)
  - Several CPUs process the same data using different programs
  - Fault tolerant computers
  - $m_1 > 1$ ,  $m_D = 1$
- Multiple Instruction Stream Multiple Data Stream (MIMD)
  - Computers with more than one CPU with the ability to execute several programs simultaneously
  - Multi Processors containing two or more CPUs that cooperate on common computational tasks
  - $m_1 > 1$ ,  $m_D > 1$

### SIMD Array Processor

- A synchronous array of parallel processors
- Consists of multiple processing elements (PEs) under the supervision of one control unit (CU)
- Can handle single instruction and multiple data (SIMD) streams
- Specially designed to perform vector computations over matrices or arrays of data
- Two basic architectural organizations of SIMD computers
  - Array processors using distributed memories
  - Associative processors using content-addressable (or associative) memory
- Two configurations of Array Processors
  - Illiac IV (developed by the Illinois Automatic Computer team of University of Illinois)
  - Burroughs Scientific Processor (BSP)

## Configuration of Illiac IV

- Show the block diagram
- N numbers of identical synchronized processing elements (PEs) which can concurrently do the same operation on different data
- All these PEs are under the control of one CU
- Each PE is basically an ALU with working registers and local memory (PEM) for the storage of distributed data
- The CU has its own main memory for the storage of programs
- The system and user programs are executed under the control of CU
- Scalar and control type instructions are executed in the CU
- Vector instructions are broadcast to the PEs for distributed execution
- Thus spatial parallelism is achieved through multiple arithmetic units (PEs)

## Configuration of Illiac IV

- All the PEs perform the same function synchronously in a lock-step fashion under the command of the CU
- Vector operands are distributed to the PEMs before parallel execution in the array of PEs
- The distributed data can be into the PEMs from an external source via the system data bus or via the CU in a broadcast mode using the control bus
- Masking schemes are used to enable or disable each PE to participate in the execution of a vector instruction
- Data exchanges among the PEs are done via an interconnection network which performs all necessary data routing and manipulation functions
- This interconnection network is under the control of CU

## Configuration of Illiac IV

- The Array Processor is normally interfaced to a host computer through the CU
- The host computer is a general purpose machine which serves as the operating manager of the entire system, consisting of the host and the processor array
- The functions of the host computer include resource management, peripheral and IO supervision
- The control unit of the processor array directly supervises the execution of programs, whereas
- The host machine performs the executive and IO functions with the outside world
- So, an array processor can be considered a back-end attached computer

### SIMD Computer

AN SIMD computer is characterized by a set of parameters:

$$C = \langle N, F, I, M \rangle$$

- N = Number of processing elements (PEs) in the system. For Illiac IV, N = 64
- F = a set of data routing functions provided by the interconnection network
- I = the set of machine instructions for scalar-vector, data routing, and network manipulation operation
- M = the set of masking schemes, where each mask partitions the set of PEs into two disjoint subsets of enabled PEs and disabled PEs
- This model provides a common basis for evaluating different SIMD machines

## Components in a Processing Element (PE<sub>i</sub>)

- Show figure
- Each PE<sub>i</sub> has
  - its own memory PEM<sub>i</sub>
  - A set of working registers and flags (A<sub>i</sub>,B<sub>i</sub>, C<sub>i</sub> and S<sub>i</sub>)
  - An Arithmetic and Logic Unit (ALU)
  - A local Index Register (I<sub>i</sub>), an address register (D<sub>i</sub>) and a data routing register (R<sub>i</sub>)
  - The R<sub>i</sub> of each PE<sub>i</sub> is connected to the R<sub>i</sub> of other PEs via the interconnection network
  - During data transfer among PEs, the contents of the R<sub>i</sub> registers are transferred
  - The inputs and outputs of the R<sub>i</sub> are totally isolated
  - The i<sup>th</sup> PE is denoted by PE<sub>i</sub> where the index i is the address of PE<sub>i</sub>
  - Let the total number of PEs be N = 2<sup>m</sup>, then m = log<sub>2</sub>N binary digits are needed to encode the address of a PE
  - The address register D<sub>i</sub> is used to hold the m-bit address of the PE<sub>i</sub>
  - Some array processors may use two routing registers one for input and the other for output

## Masking

- During each instruction cycle, each PE<sub>i</sub> is either
  - in the active mode, or
  - in the inactive mode
- In case a PE<sub>i</sub> is active, it executes the instruction, broadcast to it by the CU, otherwise it won't
- The masking schemes are used to specify the status flag S<sub>i</sub> of PE<sub>i</sub>
- S<sub>i</sub> = 1 indicates an active PE<sub>i</sub> and S<sub>i</sub> = 0 indicates an inactive PE<sub>i</sub>
- In the CU, there is a global
  - index register (I) and
  - N-bit masking register (M)
- The collection of S<sub>i</sub> flags for i = 0, 1, 2, ...., N-1 forms a status register S for all the PEs
- The bit patterns in registers M and S are exchangeable under the control of CU when masking is to be set

## Thank you

# Module-2 CSEN 3104 Lecture 14

Dr. Debranjan Sarkar

## SIMD Architecture

## Use of indexing to address the local memories in parallel at different local addresses

Consider an array of n X n data elements:

$$A = \{A(i,j), 0 \le i, j \le (n-1)\}$$

- Elements of j<sup>th</sup> column of A are stored in n consecutive locations of PEM<sub>j</sub> [say from location 200 to location (200+n-1)] (assume n ≤ N)
- We want to access the principal diagonal elements A(j,j) for j=0, 1, ..., (n-1) of the array A
- The CU must generate and broadcast an effective memory address 200
- The local index registers must be set to be  $I_j = j$  for j = 0, 1, ..., (n-1) in order to convert the global address 200 to local address 200 +  $I_j = 200 + j$  for each PEM<sub>i</sub>
- Within each PE, there is a separate memory address register for holding these local addresses

- Execution of the following vector instruction in an array of N processing elements (PEs)
- The sum S(k) of the first k components in a vector  $A = (A_0, A_{1, \dots, A_{n-1}})$  is desired for each k from 0 to (n-1)
- We need to compute the following n summations:

$$S(k) = \sum_{i=0}^{k} A_i$$
 for  $k = 0, 1, ...., (n-1)$ 

 These n vector summations can be computed recursively by going through the following (n-1) iterations:

$$S(0) = A_0$$
  
 $S(k) = S(k-1) + A_k$  for  $k = 1, 2, ..., (n-1)$ 

- For n = 8, the above recursive summation is implemented in an array processor with N = 8 processing elements (PEs)
- Log<sub>2</sub>n = 3 steps are required
- Both data routing and PE masking are used
- Show diagram
- Initially each A<sub>i</sub>, residing in PEM<sub>i</sub> is moved to the R<sub>i</sub> register in PE<sub>i</sub> for i = 0,1,2,...,7

- In the first step,  $A_i$  is routed from  $R_i$  to  $R_{i+1}$  and added to  $A_{i+1}$  with the resulting sum  $A_i + A_{i+1}$  in  $R_{i+1}$  for i = 0,1,2,...,6
- In step 2, the intermediate sums in  $R_i$  are routed to  $R_{i+2}$  for i = 0 to 5
- In step 3, the intermediate sums in  $R_i$  are routed to  $R_{i+4}$  for i = 0 to 3
- Thus, the final value of  $PE_k$  will be S(k) for k = 0,1,2,...,7

- In step 1, PE<sub>7</sub> is not involved in data routing (receiving but not transmitting)
- In step 2, PE<sub>7</sub> and PE<sub>6</sub> are not involved in data routing
- In step 3, PE<sub>7</sub>, PE<sub>6</sub>, PE<sub>5</sub> and PE<sub>4</sub> are not involved in data routing
- These unwanted PEs are masked off during the corresponding steps
- During the addition operations
  - PE<sub>0</sub> is disabled in step 1
  - PE<sub>0</sub> and PE<sub>1</sub> are made inactive in step 2
  - PE<sub>0</sub>, PE<sub>1</sub>, PE<sub>2</sub> and PE<sub>3</sub> are masked off in step 3
- The PEs that are masked off in each step depend on the operation (datarouting or addition)
- Thus the masking pattern keep changing in different operation cycles
- Masking and routing operation are much more complicated when the vector length n > N

## Thank you