

Assignment 1

Given on 4/4/2017

Submit on 11/4/2017

1. Explain masking and data routing mechanism in an array processor(i.e SIMD)
2. Explain the CPIs in case of linear pipeline ,superscalar pipeline, superpipeline and VLIW processor architectures?
Explain your answer with diagrams.

What are the throughputs of each?