

Microprocessors and Microcontroller

IC 9035
IC 8085

IC 9081 \rightarrow MOS Sample

1971 \rightarrow Intel \rightarrow IC 4004 \rightarrow 4 bit \rightarrow 740 KHz \rightarrow PMOS Technology

1971 \rightarrow Intel \rightarrow IC 8008 \rightarrow 8 bit \rightarrow 500 KHz \rightarrow PMOS Technology

1975 \rightarrow Intel \rightarrow IC 8080 \rightarrow 8 bit \rightarrow 1 MHz \rightarrow NMOS Technology

1978 \rightarrow Intel \rightarrow IC 8088 \rightarrow 8 bit \rightarrow 3 MHz \rightarrow NMOS Technology

1978 \rightarrow Intel \rightarrow IC 8086 \rightarrow 16 bit \rightarrow 3 MHz \rightarrow NMOS Technology


\rightarrow " IC 8086 \rightarrow 32 bit

IC 8086

Penta

Processor: A programmable device which can perform data manipulation, or any other operation. Within a processor data is present in binary.

• Peripheral Devices: Devices supporting/surrounding the processor.



- If a processor is 8 bits, it means that at a time, it can process an information 8 bit long.
- Using 8 bit processor, $2^8 = 256$ different 8 bit signals can be sent.

A | H
1010 0001,

~~QUESTION~~

Memory

Address Mem	Data Mem
0000H	
0001H	
0002H	
0003H	XY

- To identify the unique memory register XY, the address memory 03H is used.



A maximum of $2^8 = 256$
I/O devices can be attached.

16 bit bus
(To identify
a unique memory location)

$$2^{16} = 64 \text{ KB} = 65536$$

- 8 bit bus used to send data.
- 16 bit bus used to retrieve from unique memory.


Architecture of 8085 Microprocessor:

Features


- 40 pin IC
- Power Supply: +5V DC with GND
- Operating Frequency: 3 MHz $T = \frac{1}{f} = \dots \text{MS}$
- Buses: Data Bus, Address Bus, Control Bus
 - 8 bit
 - 16 bit
 - No specific width; may be single line, 2 times etc.
some are bidirectional, some are unidirectional.
 $\rightarrow B, C, D, E, H, L \rightarrow 8 \text{ bit}$
- Register based device: General purpose register, Special purpose register,
Machine accessible (Temporary) register.
 \downarrow
W, Z, Temp (8 bit)

8 bit 16 bit
A, F, PC, SP (stack pointer)

- General Purpose Register: To hold data for arithmetic / logical operations.
- Sp. Purpose Registers: A, F → can hold 16 bit data
PC, SP → cannot hold data. (Register Pairs) can be grouped to hold 16 bit data.



CTU: depending upon the internal states, will synchronize the I/P, O/P devices.



• If the ALU is 8 bit, the processor can process a maximum of 8 bit long data.

• If your processor is 8 bit, what does it actually depend on -
 (a) Int. Reg.
 (b) ALU

Adding
 i) $55 \rightarrow A$
 $+10 \rightarrow C$

2) From C the info is copied to Temp. Reg.

3) For addition, both data will move to the ALU they will be added.

4) From ALU, the result moves to the Accumulator.

- Accumulator is used in the following cases:

- 1) It is ~~going~~ used during arithmetic and logical operations.
- 2) It is used at the beginning of calculation to hold one more.
- 3) The final result is stored here.

Mnemonic

1) ADD B, C X

2) ADD B ← Only one register can be written,

other register is hidden and adds the content of the accumulator.

If this is done first,
then the contents of A, are


garbage is added to B.
Once, before ②, ③ must
be used to move the
other register's content to A.

3) MOV A, BC → B's content are moved to A

↓ ↓ ↓
Dest. Source

Flag Register


- Only 5 bits out of 8 will be used to serve the purpose.
- Denotes the status after any operation.
- Only the status of flag register can be read.




- In Hex, Max data FF_H , $\xrightarrow{+1} 100_H \therefore \text{Carry} \rightarrow 1$
Min data 00_H . Within this range, no carry

- In case of even Parity, if after the last operation, there is even number of 1's, then P is high.
- If the last arithmetic operation has non-zero value, then Z is low, otherwise high.
- In the result, Sign(S) will be zero.

- If there is carry-over from D_0 , D_2 , D_4 , then AC is set.
- Program Status Register (PSW) { Word } The combination of 8 bits of the Flag Reg.
- In the register array block, the registers on the right side (C, E, L) hold low, ones on the left hold high.






PIN Diagram of Microprocessor 8085




• AD → Multiplexed Address

Data Bus





Depending upon Type of operation



Low-level assembly language example:


```

        lxi sp, 1000h
        mov r0, 1000h
        mov r1, 2000h
        add r0, r1
        mov 1000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 2000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 3000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 4000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 5000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 6000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 7000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 8000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 9000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 1000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 1100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 1200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 1300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 1400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 1500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 1600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 1700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 1800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 1900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 2000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 2100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 2200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 2300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 2400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 2500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 2600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 2700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 2800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 2900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 3000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 3100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 3200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 3300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 3400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 3500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 3600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 3700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 3800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 3900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 4000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 4100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 4200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 4300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 4400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 4500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 4600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 4700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 4800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 4900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 5000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 5100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 5200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 5300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 5400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 5500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 5600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 5700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 5800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 5900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 6000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 6100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 6200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 6300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 6400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 6500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 6600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 6700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 6800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 6900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 7000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 7100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 7200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 7300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 7400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 7500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 7600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 7700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 7800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 7900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 8000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 8100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 8200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 8300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 8400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 8500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 8600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 8700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 8800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 8900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 9000h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 9100h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        sub r0, r1
        mov 9200h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        add r0, r1
        mov 9300h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        xra r0, r1
        mov 9400h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dcr r0, r1
        mov 9500h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dad r0, r1
        mov 9600h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ana r0, r1
        mov 9700h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        dra r0, r1
        mov 9800h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        ani r0, r1
        mov 9900h, r0
        ldi r0, 1000h
        ldi r1, 2000h
        cmp r0, r1
        mov 10000h, r0
    
```

Tri - State Logic Devices

Tristated

Inverter with Active High input enable



Enable I/P
Inverter

Enable	I/P	O/P
1	1	0
1	0	1
0	X	Z

→ Z = 1/2 data

- If enable is 0, then the whole device is deactivated.

Inverter with

Tristated & Active Low input enable




Enable	I/P	O/P
0	1	0
0	0	1
1	X	Z

- In case of buffers, output remains same as input.


Tristate Buffer with Active low enable I/P

Enable	I/P	O/P
0	1	1
0	0	0
1	X	Z




$$D = F/I/P$$

CLK	D	G	G
High	1	1	0
High	0	0	0



- ALE triggers short clock-pulses
- By this system, no data will be directed towards processor.
- When ALE signal line is low, then the # RD lines get used as data bus.



- RD and WR are activated ~~and~~ one at a time.
- Explanation required

- Processor requires 3 clock pulses for performing I/O Read, I/O Write, mem. Read, Mem. Write. This time is called Machine Cycle.
 - Machine Cycle is the time required for the processor to perform a specific task.
 - For opcode ^{fetch} operation, it is 4 clock cycles.
 - For Interrupt acknowledgement, 6 clock cycles are required.

• Machine Cycle:

m-cycle \rightarrow 3-6 T

- Instruction Cycle → 4 - 18

8000_H: MVI B, 5A_H



8000_H : (06H) Opcode Fetch 4

8001_H: SA_H Mem. Read 3.
7


~~✓ Stock Photos~~

- Timing Diagram → Diagnostic representation where we represent the state changes of control and timing diagram.

- T-States



OpCode Fetch Diagram



PCL (PC+1)

Addressing Modes of 8085

Five A.M. supported in 8085 Instruction Set —

1. Register — MOV A,B ; ADD E etc

2. Immediate — MVI B, 8bit, LXI

3. Direct — STA 2400H,


4. Register Indirect — LXI H, 2500H ; MOV A,M

5. Implied or Implicit

ADD B

MVI B, 0AH

8 bit immediate data



Load direct Accumulator
LD A 8000H
Loads data from 8000H to Acc.
memory location

LXI B, 8000H

Gets used as immediate data
STA 8001H
Stored in memory

MOV A, M
Memory

HL register indirect, Immediate pointed at 8000H, not pointed by HL Register pair.

LXI H, 8000H

MVI B, 02H

MOV A, M
INX H
ADD B

MOV M, A / STA 8001

HL
80 00

XCHG → Exchange


Register Indirect

H, L → used for pointing any address.

HL
80 00

MOV A, M ← Uses an arbitrary register and doesn't have any physical significance

CMA → means the accumulator automatically complemented





No of bytes	M ₁	M ₂	M ₃	M ₄	
1	✓	X	X	X	4T
2	✓	✓	X	X	7T
3	✓	✓	✓		10T

Opcode = fetch (M_1) = 4T

IO/Mem Read (M_2) = 3T

for 3 bytes, ($M_2 = M_3$)

for Add M → In the Timing diagram, just replace PC with HL.



Instructions

CMP D

Data with no carry $\leftarrow A > D$

$$0 \quad \begin{matrix} \text{cy} \\ 0 \end{matrix}$$

$$A = 0D \quad D = 02$$

1) $\text{CMP } D \rightarrow$ code for comparison with the content of the Acc.

Data with $\leftarrow A < D$
some carry

$$0 \quad \begin{matrix} 1 \\ 1 \end{matrix}$$

$$\begin{cases} A - D \\ \text{cy} = 01 \end{cases} \begin{matrix} \text{non-zero} \\ \text{true} \end{matrix}$$

$$\begin{matrix} A = D \\ 1 \quad 0 \end{matrix}$$

$$\begin{cases} A - D \\ \text{cy} = 00 \end{cases} \begin{matrix} \text{zero} \\ \text{false} \end{matrix}$$

Zero Data

M.A. Com

2) $\text{CP I } 05H \rightarrow A > \text{Immediate Data}$

$A < \text{Imm. Data}$

$A = \text{Imm. Data}$

3) ~~ADD~~ ADD $D \rightarrow A \leftarrow A + \#D$

$$\begin{matrix} \text{PAD} \\ D \end{matrix} \rightarrow HL \leftarrow HL + DE$$

Double Addition

DA A

↓

Decimal Adjust Accumulator

$$\text{Data 1} = 0F$$

$$\text{Data 2} = 03$$

$$09H$$

$$03H$$

$$12H$$

$$0CH$$

$$+ 06$$

$$12$$

$$A = 03H$$

$$D = 09H$$

ADD D.

DATA

HL

$$\begin{array}{r} 0000 \ 10100 \\ + 0000 \ 01100 \\ \hline 0000 \ 10010 \end{array}$$

• Propagating carrying is



set when there is

a carrying generation

from lower to higher


middle, i.e. D₃ to D₄





16 bit

LXI SP, C300H



Program Status Word

PUSH R_p / PSW

A E

POP R_p

PUSH PSW


D E

POP D

A F

POP H

H L



- If extra POP, it exceeds initial memory location, it gives an error.
- PUSH, POP → single byte instruction.

Subroutine

```


    Main Program: 8000H
    8000H: LXI H, C100H
    | MVI B, XXH
    | Other Instr.
    | Other Instr.

    8008H: MOV A, M
    ADD B
    JNC L1
    INR D

    L1: INX H
    MOV M, A
    Other Instr.
    | Other Instr.
    | Other Instr.

    8013H: MOV A, M
    |
    |
    Other Instr.


    8020H
  
```



• When ~~CALL~~ instr. is used, internal Stack Memory is used.
 • It is better to initialize SP on a location we are not using or at FFFFH, otherwise some conflict might take place.

• CALL → CBH	3 byte
	↓
Main Program	8005H: CALL (9000H)
	8008H: Next Instr.
	800P: CALL 9000H
	8015H: CALL 9000H
	802FH: RET 1

Start ← 9021H
Subroutine





FFFF DH: 09H → lower byte
 FFFE H: 80H → higher byte
 FFFF H: SP → Next Instr.

- CALL (XXYY)
- 3 byte instr.
- Requires 5 machine cycles


4000H 4001H 4002H

H 4444

Memory Interfacing



R/W Static Memory




Initial Address


$$F000 + 2^{12}$$

$$= F000 + 0FFF$$

$$= FFFF H$$




- Talk about input and output buffer drawn in the previous page.



$a \ b \ c \ d \ e \ f \ g \ h$
 To glow A $\rightarrow 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \Rightarrow EEH$

To enable —



I/O Interfacing

Memory Mapped I/O Mapped I/O
 (16 bit address is accessed) (I/O address is 8 bit)

- Compare between Memory Mapped I/O and I/O mapped I/O.

Memory Mapped I/O

STA C100

ZP

LDA C100

I/O/M

13/7 T-states

I/O Mapped I/O

LD A

OUT FF

IN 12

I/O/M

I/O + Status

STA C100

OUT 11H
A
IO WRITE

LDA CD00

A

IN 12
A
IO READ

op code fetch
memory read
 $4+3+3 = 10T$

• IOADR → IO Address

• IOSEL → IO Select






Fig-(1): Generalised IO Connection Diagram

A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	I/O
1 1 1 1 1 1 X X	0 / 0
0 0 → FC	0 / 0
0 1 → FD	0 / 0
1 0 → FE	0 / 0
1 1 → FF	
0 / 0	A ₂
1 0 / 1	A ₁
1 1 1	A ₀



Fig(2): IO Interfacing circuit with
NAND gate

- If you are provided with 8-bit byte chip, and initial address is given, what will be the final address.
- Draw the Circuit and Explain.




EI: Enabling Interrupt

The above FF is enabled by the EI instruction.

DI: Disable Interrupt

INTR: Interrupt Request

INTA: Interrupt Acknowledgment





CALL LOC	Code	Hex Code	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0000H	RST 0	C7	1	1	0	0	0	1	1	1
0008H	RST 1	CF	1	1	0	0	1	1	1	1
0010H	RST 2	D7	1	1	0	1	0	1	1	1
0018H	RST 3	DF	1	1	0	1	1	1	1	1
0020H	RST 4	E7	1	1	1	0	0	1	1	1
0028H	RST 5	EF	1	1	1	0	1	1	1	1
0030H	RST 6	F7	1	1	1	1	0	1	1	1
0038H	RST 7	FF	1	1	1	1	1	1	1	1

Circuit Not Required for Sem

8 to 3 Priority

Encoder

74LS148



Vectorized Interrupt

Automatically program control is transferred

RST 1


CFH

0008H

Vectorized Interrupt

	mem.loc.
TRAP	6 0024H
RST 7.5	7 003CH
RST 6.5	8 0034H
RST 5.5	9 002CH

INTR



* TRAP has highest priority

* Short Questions should be prepared from this part.

SIM (Serial Interrupt Mask)

A →	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	SOD	SDE	X	R7.5	MSE	M7.5	M6.5	M5.5

Serial data Transfer
↓ ↓
X ≠ 1

RIM (Read Interrupt Mask)

A =	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	SID	I ₅	I _{6.5}	I _{5.5}	I _E	I _{7.5}	M _{6.5}	M _{5.5}

Pending Serial Interrupt
I_E = 1
Mask Interrupt F/F States

```

RIM A =
ANI #18H =
TNZ L1
JMP L2
L1: A,00H
; SIM
; RST 7
; RST 6
; RST 5
; RST 4
; RST 3
; RST 2
; RST 1
; RST 0
L2: HLT
    
```

* Draw the hardware diagram


Draw the hardware diagram.

using 8085 microprocessor


Programmable Peripheral Interface (PPI) 8255 A

Advanced Version


- 6 pins of 8085 are connected to 8255 A.



Block Diagram of PPI 8255 A




- 8255 A has no memory



Modes of 8255A

- There are total 3 ports → A, B, C



- For port initialization, D₇ is always 1.

BSR.CWR →	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	0	0	0	X	0	1	0	1/0

$$PC_0 \rightarrow 000$$

$$PC_1 \rightarrow 001$$

$$PC_2 \rightarrow 010$$

$$\vdots$$

$$PC_7 \rightarrow 111$$



MVI A, —


Send to CWR

Delay prog.


MVI A, —

Send to CWR

Delay Prog.



- 8 bit address used to identify ~~the~~ I/O here.





If all the port are made O/P ports

CW → 1 0 0 0 0 0 0 0 = 80H


D₀-D₇

LXI H, C200H
MVI A, 80H
OUT #FH } 8255 A Initialization
MOV A, M } C200H → A
OUT #CH } A → PA
INX H } C201 → A
MOV A, M } C202 → A
OUT #DH } A → PB
INX H }
MOV A, M }
OUT #EH } A → PC
RST 0

Mode 1 PA/PB (I/P)




Model (O/P)




• OBF \rightarrow O/P Busbar Full

Bidirectional Mode (Mode 2) of 8255A



BSR Mode



$\underbrace{1 \ 0 \ 1}_{\text{for PC4}} \ 0 \Rightarrow 08H$
 $\Rightarrow 09H$

DELAY : MVII D, FF_H (7T)

L1: DOR D (4T)

BNZ L1 (10T)/(7T)
 RET

$$5 \text{ MHz} \\ T = \frac{1}{f} = 0.2 \mu\text{s}$$

$$7 + \left\{ (4T + 10) \times 256 - 3T \right\}$$

Main Program for seq. via PCn

L1: MVII A, 08H

OUT FF_H
 CALL DELAY

MVII A, 09H

OUT FF_H
 CALL DELAY

JMP L1

DELAY

65536 (16) \times 16 = 1 MB

LXI D, PFFF_H

DEC D \rightarrow GT

MOV A, E \rightarrow 4T

ORA D \rightarrow 4T

JNZ LI \rightarrow 10/7T

RST 1

Total Delay

$$T_o + T_L$$

$$= 10T + 65536 * (G + g + g_t)$$

-3T

Microprocessor 8086

Mpr 8085

+5V ref. Gnd

3 MHz

40 pin

8 bit processor

(ALU - 8 bit)

8 bit

16 bit

$2^{16} = 64 \text{ KB}$

(0000_H - FFFF_H)

Point of Comparison

Power supply Voltage

Operating freq

IC Package

ALU specification

Data Bus

Address Bus

Memory Limit


Microprocessor 8086

+5V ref Gnd

MHz, 8MHz, Max 10 MHz

40 pin

16 bit



16 bit

20 bit \rightarrow SP, BP, IP (hold off)

$2^{20} = 1 \text{ MB}$ flag(16)

(00000_H - PFFFF_H)

- BX \rightarrow takes part before oper

- AX \rightarrow Accumulator


- CS \rightarrow Code Seg.

- DS \rightarrow Data Seg.


- SS \rightarrow Stack Seg

- ES \rightarrow Extra Seg

Flag Regs (16)



Internal Architecture of 8086



CS: ~~2000~~ H →

DS: ~~2040~~ H →

IP: 3000 H

Physical = 2000 X 1024

Add

+ 3000 H


= 23000 H

03FF H → 1 KB

233FF H

Next Segment → 23400

PIN DIAGRAM



- Minimum Mode
- Multiprocessor Mode → Maximum Mode
- MN/MX → Decides mode of Mpn.

Gen. Purp.
Reg.

- NMI (Non-Maskable Interrupt)

Correlate with TRAP in 8085

- INTR (Interrupt Request):

There is an ~~also~~ interrupt flag (IF) in the flag register. Only if it is ~~not~~ enabled, then INTR can be ~~set~~ set.

- If ALE is low, then AD₀-AD₁₅ will be used as data bus.
Else, they are used as address bus.
- S₃, S₄, S₅, S₆ → Status Signal Lines

S ₄	S ₃	Processor is interacting with ES
0	0	ES
0	1	SS
1	0	CS or more
1	1	DS

S₅ indicates the IF status

S₆ is always high

S₇ is normally high

- BHE (Bus High Enable) : When enabled, then D₁₅-D₀ is enabled (higher byte is enabled)

- RESET: When high, sets all the internal register with 0; ~~only~~ only CS is set to FFFF.

code Segment Register)

Physical Address from which code segment is selected = FFFFO

- READY → Gives low signal to wait for a certain time; when high it indicates that the external device is ready to interact.

- TEST → Used by a specific instruction called wait. WAIT → NOP

When TEST is low, wait has no operation.
When TEST is high, wait makes the processor wait till the particular pin is set to low

- Via the HOLD pin, the DMA controller ~~is~~ interacts.
- M/I_O: High for memory; Low for I/O
- DT/R (Data Transmit / Receipt)
- D_EN (Data Enable)

~~Address, Data, Control~~

~~S₂ S₁ S₀~~

0 0 0 → 0 → INTA

0 0 1 → I/O Read

0 1 0 → I/O Write

0 1 1 → Halt

1 0 0 → Opcode Fetch

(Address Bus 0) → Memory Read

1 1 0 → Memory Write

1 1 1 → Passive (Inductive)

• Q_{S₀}, Q_{S₁} → Helps to identify various ~~states~~ instruction queue states

Q_{S₀}, Q_{S₁}

0 0 → Queue is idle

0 1 → First byte is read

1 0 → Queue is empty

1 1 → Subsequent byte is read

• R/G/T 0 (Request/grant)

Instructions of 8086

MOV BX, CX

- Transfers content from 16 bit Reg. to 16 bit Reg.
- No MVI, LXI etc in 8086

MOV DX, 23A5H

MOV AL, [BX] → BX points to some memory location containing 8 bit data

MOV [SI], 2300H

ADD BX, DX → BX = BX + DX

ADD CL, 05H → 8 bit Addition; CL ← CL + 05H

MUL

MUL ~~BL~~ BX

([AX] ← [AX] × [BX])

Higher 16 bit Lower 16 bit for 16 bit

([DX][AX] ← [AX] × [BX]) ← for 32 bit

for 16 bit

([AH][AL] ← [AL] × [BL]) for 8 bit

Not used 8 bit

DIV BL / DL / Immediate Data

8bit/16bit/32bit	Quotient	Remainder
8bit/ 16bit	8bit/16bit	8bit

AX	AL/AX	AH/DX
DL	(8bit) (16bit)	(8bit) (16bit)

MOV DS, 1000 H

Block Shifting Operation:

MOV [SI], 2300H → Offset memory location

MOV [DI], 2400H

MOV SB → Byte of data available on the source string to the destination string

MOV SW → Sequential Word/2 Sequential bytes
(2300, 2301 data transferred)

MOV CL, 05H

L1: MOV SW } If we run a loop,
Then total 10 bytes will get transferred

LOOP L1

MOV [SI], 2300H

MOV [SI], 2300H

MOV [DI], 2400H

MOV [DI], 2400H

MOV CL, 05H → OR

MUL CL, 05H / 0A H

L1: MOV SW

REPE MOV SW / SB

INC SI

CMP

INC SI

To Match
To Strings use

INC DI

INT3 / HALT

INC DI

LOOP L1

- DAF is also available in 8086 like in 8085.

- AFA is specially for 8086, need for ASCII

- ROR AL, n } Rotate n Times

ROL AL, n

Interfacing ADC0809 with Mpr 8086 through 8255A




Fig: Interfacing circuit of Mpr 8086 with ADC 0809 through PDI 8255A

- In place of port Address we will write → PA, ~~PA, PB, PC, CWR~~

$$\text{CW} \rightarrow 1001\ 1001 \Rightarrow 99H$$

8255A Initialisation


$\text{MOV AL, 99H} / \text{MOV AX, 0099H}$
 MOV DX, PA
 ↓
 Holds Port Address
 OUT DX, AL → The content of AL is shifted to the memory location pointed by DX.

	PB ₂	PB ₁	PB ₀	
00000	1	0	1	$\Rightarrow 05H$
00000	1	0	0	$\Rightarrow 04H$
00000	1	0	0	$\Rightarrow 06H$

SOC Generation

MOV AL, 05H
MOV DX, PB
OUT DX, AL
MOV AL, 04H
OUT DX, AL

MOV DX, PC
L1: IN AL, DX
ROR ?, 1
JNC L1



OE } MOV AL, 06H
 } MOV DX, PB
 } OUT DX, AL

Receiving
digital
data } MOV DX, PA
 IN AL, DX

Ending } INT 3
code