



Main Memory



Base and Limit Registers

→ Loaded in Kernel Mode


Base Reg: Holds the starting address of the first process.



∴ ending address

$$\text{ending address} = \text{content of base reg.} + \text{content of limit reg.}$$

Hardware Address Protection with Base and Limit Registers



Dynamic Relocation using a Relocation Register

- The limit reg. is called reallocation register.
- Dynamic Loading: (Same's memory)

Read PPT


Suppose

In case of C, only when we call a function, it is loaded into main memory.

Tracking Memory Usage: bitmaps — PPT

Swapping

Schematic View



- Used in priority based scheduling.
- Rolled Out, Roll in

Overlay - PPT


→ Instead of a process, only the instruction to be executed is brought in

Coding

Contiguous Allocation - PPT

- Fixed Size Partition → suffers from

Internal Fragmentation





We have a total of 5KB space, but we ~~cannot~~ cannot allocate space to P_1 , as the memory is not continuous here.

This is External Fragmentation.


- Variable Partition
- Hole
- Compaction/Garbage Collection/Coalescing of Holes

- PPT

Memory Placement Strategies

- 1) First-Fit
- 2) Best-Fit
- 3) Worst-Fit

Variable Size Partition




$$P_1 = 300 \text{ KB}$$

$$P_2 = 125 \text{ KB}$$

$$P_3 = 25 \text{ KB}$$

$$P_4 = 50 \text{ KB}$$



- Leaves Smallest Space

P_4 cannot be allocated.

Example of External Fragmentation.

- In Variable Size Partition, Best Fit gives the worst performance usually.
- Best Fit is mostly required for

Worst Fit: Gives same result as First-Fit.

- Leaves the largest space


Fixed Size Partition

$$P_1 = 357 \text{ KB}$$

$$P_2 = 210 \text{ KB}$$


$$P_3 = 468 \text{ KB}$$

$$P_4 = 491 \text{ KB}$$




Can't Allocate P4.

- Suffers from External as well as Internal Fragmentation.




- Rollout → Process is taken out from main memory into secondary memory


- Rollin → Process is taken out from secondary memory into main memory.



Garbage Collection collects all the free spaces so that a process can be allocated space.



Paging






- Size of each page must be equal to size of each frame.
- What is the size of the virtual memory?

Actually we cannot predict it. But we assume it to be the size of the secondary memory.

- Datastructure for Paging → Page Tables (it is not a hardware)

Logical Address
 $LA = \{P, d\}$



- What will be the size of a page?

It will always be power of 2.

- What's in a page table entry? — PPT

- Mapping Logical \Rightarrow physical address

4 KB

$$= 4 \times 1024$$

$$= 2^2 \times 2^{10}$$


$$= 2^{12}$$

- Address Translation architecture - Paging with Direct Mapping

- Example (PDT):
- PM = 32 bytes
- pg size = 4 byte

$$m=2$$

$$m=4$$



$2^m \rightarrow$ logical address space
 $2^n \rightarrow$ page addressing unit


Example:

4KB = (4096) bytes pages

32 bit logical address

$$2^d = 4096 \rightarrow d = 12$$

~~$2^2 \cdot 2^{10} = 2^n$~~




size of memory
= no. of location
* size of location no. of
location addresses

10 bits

$$2^{10}$$

$$\approx 1024 \times 1 \text{ B}$$



~~$2^{10} \times 2^{12}$~~
~~= 4 KB~~

19 bit logical address

$$\therefore 2^{19} \times 1B$$

$$= 2^5 \cdot 2^{10} \times 1B$$

$$= 16 \text{ KB} \rightarrow \text{Memory size}$$

Memory size \rightarrow 64 KB

$$\downarrow$$

$$\underline{2^6 \cdot 2^{10} \times 1B}$$

\downarrow
 $2^{16} \rightarrow 16 \text{ bits logical address}$

$$\begin{aligned} 2^{10} &= 1 \text{ KB} \\ 2^{20} &= 1 \text{ MB} \\ 2^{30} &= 1 \text{ GB} \\ 2^{40} &= 1 \text{ TB} \\ 2^{50} &= 1 \text{ PB} \end{aligned}$$

Problem:

$$n = 2$$

$$m = 4$$

Page size = 4 bytes

PM = 32 bytes

\therefore 8 pages are there.

See PPT

- Paging helps to avoid external fragmentation but not internal fragmentation.

Example:

$$\text{page size} = 2048 \text{ bytes}$$

$$72,766 \text{ bytes}$$

$$35 \text{ pages} + 1,086 \text{ bytes}$$

$$(2048 - 1086) = 962 \text{ bytes}$$

- Free Frames — PPT


- Implementation of Page Table — PPT

- Paging Hardware with TLB — PPT

TLB is searched first instead of page table.
If not hit, then search in page table.

- Effective Access Time

$$\text{hit ratio} = 80\% \text{ of TLB}$$



$$\text{For TLB hit} = 20 + 100 = 120$$

$$\text{For TLB miss} = 20 + 100 + 100 = 220$$

Effective access time

$$= 0.80 \times 120 + 0.20 \times 220$$

$$= 140 \text{ nanoseconds}$$

- Shared Pages

Reentrant Code

Code does not change
during execution.

Step 3 PPT

Hierarchical Page Tables — PPT 80.1 + memory 88

Segmentation — PPT

Segmentation Hardware — PPT

Dynamic Address Translation in a Segmentation / Paging System — PPT

TTB → Address Space Is partitioned into Ditel (Blocks)

- Whenever CPU generates an address, it has 3 parts —

$(S, P, d) \Rightarrow (\text{Segment no, page no, displacement})$

→ Address is formed by the sum of the three fields

Virtual Memory

Two types of Paging Policies

1) Demand

2) Predictive/Anticipative

- Demand Paging — PPT

— Lazy Swapper — never swaps a page into memory unless page will be needed

- Valid-Invalid Bit — PPT

- Steps in Handling a Page Fault — PPT

- Performance of Demand Paging — PPT

— Page Fault Rate = $0.01 \times 0.08 \times 0.01$

— Effective Access Time (EAT)

- Predictive Paging (based on Temporal and Spatial)

FIFO Page Replacement

1. reference string

4 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1

#	page frames									
	0	1	2	3	0	4	1	2	3	
4	4	4	2	2	2	4	4	4	4	
0	0	0	0	3	3	3	2	2	2	
1	1	1	1	0	0	0	0	3	3	
miss	m	m	m	m	H	M	M	M	M	

$$\text{Miss Rate} = \frac{15}{20} \times 100\% = 75\%$$

$$\text{Hit Rate} = \frac{5}{20} \times 100\% = 25\%$$

2. reference strings . Page frame = 3

#	1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	4	4	4	5	5	5	5	5	5
2	2	2	2	1	1	1	1	1	3	3	3	3
3	3	3	3	2	2	2	2	2	4	4	4	4
miss	m	m	m	m	m	m	m	H	H	m	m	H

$$\text{Miss Rate} = \frac{9}{12} \times 100\%.$$

$$\text{Hit Rate} = \cancel{\frac{3}{12}} \times 100\%$$

- Belady's Anomaly — If we increase the number of page frame, it is also increasing the number of page faults.

No. 68 Page frames = 4, reference

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	1	1	5	5	5	5	4	4
2	2	2	2	2	2	1	1	1	1	1	5
3	3	3	3	3	3	2	2	2	2	2	
4	4	4	4	4	4	3	3	3	3	3	

m m m m H H M M M M M M

∴ Miss = 10

Hit = 2

∴ With increase in the number of page frames,
the number of miss also increases.

(Belady's Anomaly)

Optimal Page Replacement

Reference String:

1.	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7
	7	7	7	2	1	2	1	2	1	2	1	2	1	2	1	2	1	7

Number of page faults = 10

2.

Reference string:

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	1	1	1	1	1	3	3	3
2	2	2	2	2	2	2	2	2	2	2	2
3	4	4	4	4	5	5	5	5	5	5	5
m	m	m	m	H	m	H	m	H	m	m	H

Miss = 7

Hit = 5

- In theory, optimal page replacement gives the least

LRU (Least Recently Used)

1.	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7
	7	7	7	2		2		4	4	4	0		0		1	-	-	
	0	0	0		0		0	0	0	3	3		3		3	-	-	
	1	1		3		3		2	2	2	2		2		2	0	1	
																1	1	

2.

Reference String:

0 2 1 6 4

Page frame = 4

0 1 0 3 1 2 1

0	0	0	4	4	4	4	4	4	2	2
2	2	2	2	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1
m	m	m	6	6	6	6	6	3	3	3
m	m	m	m	m	H	H	m	H	m	H

Miss = 8

Hit = 4

3.

Optimal Replacement:

0 2 1 6 4 0 1 0 3 1 2 1

0 0 0 0 0 0 0 0 0 0 0 0

2 2 2 2 2 2 2 2 2 2 2 2

1 1 1 1 1 1 1 1 1 1 1 1

6 4 4 4 4 3 3 3 3 3 3 3

m m m m m H H H m H H H

Miss = 6

Hit = 6

Threashing


A process is busy swapping pages in and out.

- Threashing reduces the degree of multiprogramming.
- low CPU utilization

- Locality of Reference Principle - ppt / Book (Diagram)
- Working Set Model — PPT




Page reference table



Mass Storage Systems


Structure of I/O Device



Organization of the I/O Function — PPT

Programmed I/O

- i) Programmed I/O
- ii) Interrupt I/O
- iii) DMA Controlled



• DMA Controller — Read / PPT

Buffering — PPT

- Without Buffer
- Single Buffer
- Double Buffer
- Circular Buffer

Disk Performance Parameters — PPT

— Sector, Track, head

→ *(*)* i) Wait for address

ii) Wait for Channel

iii) Seek

• Positioning the Read/Write Heads

— ppt

Data Transfer Time → How long do we take to transfer data from one location to another.

$$T = \frac{b}{rN}$$

Data Transfer Time

b → No. of bytes to be transferred

N → No. of bytes on a track

r → rotation speed in revolutions

Average Access Time

$$T_a = T_s + \frac{1}{2r} + \left(\frac{b}{rN} \right)$$

Avg. Seek Time

$$T_s = \frac{m+n+s}{\text{no. of tracks traversed}}$$

Start up time

a constant
that depends on
disk drive

T 79 / Last in syllabus AMG

T 79 in syllabus

rotational latency

settling time

initial latency