
COMPUTER ARCHITECTURE: ASSIGNMENT 1 DEPT: CSE (A) ROLL NO: 1551 009

1. Explain marking and data routing mechanism in an array processor (i.e. SIMD)

And: A synchronous array of garatlet processors is called an average processor which consists of multiple processing elements (P.E.S) under the supervision of one control unit (c. W) The components of a P.E. is illustrated in the following figure



In the adjacent figure, we see, each P.E. is a processor with ill own memory PEMI, a set of working negister and flags ; namely X, B, c and s; an ALU; a local index register I ian address register Di one a data routing register R.

The Ri of each PE; is connected to the Ri of other Phy via the interconnection metwork. When the data transfer among PEE occur the contents of Rinegisters are being hansferred.

Some array processors we 2 nouting neguters - for up and o/p but we have considered the use of I rousing negiter (Ri) per PE; in which the inputs and outputs of Ri are totally isolated by using marter slave Shipflops.

PE is either in active or inactive mode during instruction cycle If a PE is active, it executes the instruction broadcast to it by the customine it will not

Marking schemes are used to epecify the status flag 5; of PFi

5=1 indicate active PE; and 5=0 for mactive PE; In EU there is a global index register I and a masking negister M. The

M regular has N bite. The ith bit of M is denoted as Mi

The collection of Si Nage for i=0,1,2,..., N-1 forms a status register 5 for

Note that the bit patterns in regulars M and s are exchangeable upon the

control of the cu when masking is to be set.