


Non-linear Pipeline Collision free Scheduling

3.9 Consider the following pipelined processor with four stages. All successor stages after each stage must be used in successive clock periods.



Answer the following questions associated with using this pipeline with an *evaluation time* of one pipeline clock periods.

- Write out the reservation table for this pipeline with six columns and four rows.
- List the set of forbidden latencies between task initiations.
- Show the initial collision vector.
- Draw the state diagram which shows all the possible latency cycles.
- List all the simple cycles from the state diagram.
- List all the greedy cycles from the state diagram.
- What is the value of the minimal average latency (MAL)?
- Indicate the minimum constant latency cycle for this pipeline.
- What is the maximal throughput of this pipeline?