

- In the following program, we are creating a ~~square~~ <sup>square</sup> wave a waveform is generated which has equal high and low period. of 50% duty cycle on P1.5 bit. Timer 0 is used for generation of time delay. Calculate the frequency of square wave generated on P1.5.

```

MOV TMOD, #01H 2T
L1: MOV TH0, #00H 2T
    MOV TLO, #00H 2T
    CPL P1.5 → Complement 1T
    CALL DELAY 2T
    SJMP L1 → Short Jump 2T

```

Time Delay

FFFF  
↑ 16 T  
0000

```

DELAY: SETB TR0 1T

```

```

L2: JNB TF0, L2 16T

```

```

    CLR TR0 1T

```

```

    CLR TF0 1T

```


```

    RET 2T

```

30 + 2 → First Line is out of Loop

Calculating Frequency:



$$t = (2 \times 30 + 2) \times 1.085 \mu s = 67.27 \mu s$$

$$\therefore f = \frac{1}{t} = 0.014 \text{ MHz (Ans)}$$

Interrupts

There are <sup>5</sup> 6 interrupts.  
What are they?  
PIN no.

Enough for Sem


## Questions

### • Short Notes


- How data transfer is taking place bypassing the  $\mu$ pr.

## DMA (Direct Memory Access) 8257/8237

If we bypass the processor to access memory  $\rightarrow$  Direct Memory Access



- DMAC will send a high instruction ~~through~~ <sup>through</sup> the HOLD pin.
- The DMA processor requests the processor to perform ~~the~~ DMA operation and for that it requires the bus control.
- The processor will then perform as a slave/peripheral to the DMA controller, until control is transferred back.
- After ~~receiving~~ <sup>receiving</sup> DMAC's request the processor acknowledges the request by sending a HLDA signal.
- Inside DMAC, there are 16 internal registers, each of 16 bit.
- 8257/8237 has 4 channels.
- Priorities are set to the channels by the DMAC.






- The DMA controller <sup>must</sup> be given the info that, from which initial location and how much of data is to be transferred from the internal system memory. This data is available in the internal registers — MAR(16) and COUNT(16). There are 4 sets of MAR and COUNT registers, one for each channel.
- Other registers — MODEReg(16), Command Reg(16)
- MAR → Memory Address Register  
COUNT → Maximum Count

### Programmable Interrupt Controller (PIC) 8259 A → Peripheral to Processor


(Internal Work Procedure Required)

(For Short Notes on 8259A, ICW and OCW need not be described)





Block Diagram of 8259

- IRR → Interrupt Request Register
- IMR → Interrupt Mask Register



ICW 1, ICW 2, ICW 3, ICW 4

- 4 ICW
- 4 OCW



Set using the D2 bit (A2) of ICW 1

ICW 1, ICW 2

Initialisation Command Word

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	-	LTIM	ADJ	ENGL	ICW4

Provides Address Info

Needed when Nesting of 8259A is present.

ICW 3 is required when more than 1 8259A is present

0 → ICW 4 not required  
1 → " required

0 → Cascade mode

1 → Single mode

0 → Interval 8

1 → Interval 4

0 → Edge Triggered Signal

1 → Level Triggered Signal

ICW 2

A <sub>0</sub>	A <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	A <sub>8</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>

Set automatically  
using the  $D_2$  bit (ADI)  
of ICW 1

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
$m_7$	$m_6$	$m_5$	$m_4$	$m_3$	$m_2$	$m_1$	$m_0$

7. Sent of IMR.

### Port Address

80 (icw)

۱۰۷۱

MVI A, 76H

OUT 80

MVI A, 20H

OUT 81 H

MVI A, ( )


OUT ( $OC\omega_1$ )



## Microcontroller PIC 16F877

8 bit  $\mu$ a

- Operand and opcode is present ~~together~~ separately.
- Follows ~~Von Neumann~~ <sup>Harvard</sup> Architecture
- ~~Is~~ Faster



Harvard Architecture

- ALU  $\rightarrow$  Accumulator Register (W Reg) (8 bit)  
•  $\rightarrow$  Flag/Status Register (PSW) (8 bit)



- Details not required of W and PSW, know the operations
- FSR Reg (8 bit)  $\rightarrow$  Flag Selection Register  
     $\downarrow$   
    Holds the Location
- INDF Reg (8 bit)
- 5 ports
- 35 instruction is maximum for all instructions here.

8251  $\rightarrow$  Prepare as Short Note