type

- Interrupt A 00_H → Divided by 00_H
- Type 01_H → Single Step Execution
- Type 02_H → NMI (Non-Maskable Interrupt)
- Type 03_H → INT 00 – FF H
- Type 04 → Overflow [Overflow flag is set, if after processing too the data we get -ve output, or after processing too -ve data we get the output]

Priority: ① ② ③

Microcontroller 8051 (Intel)

8 bit microcontroller

↓

8 bit ALU in CPU

PIC 16F877 → another microcontroller

Max Rom that can be added = 64K

CPU	128 byte RAM	4K ROM
TIMER COUNTER 2	Serial Port	Parallel Ports 4

parallel

4 A I/O Ports (Port 1, Port 2, Port 3, Port 4)

- Can't perform several tasks at a time.
- Everything present in a single chip

Registers:

- Accumulator (A), B, R_0, R_1, R_2, R_3, R_4, R_5, R_6, R_7, PC, SP

8 bit: A, B, R_0–R_7; 16 bit: PC, SP

- DPTR (16 bit) → Data Pointer Register)

$DPTR = DPTR_H + DPTR_L$

(16) (8) (8)

- PSW (8 bit) → Flag Register

PSW → Program Status Word

PSW (8)



(While adding two numbers, if result is zero, and vice versa, overflow flag is set)

Helps in Selecting Register Bank

(There are 4 reg. banks)

RS1 RS0

00 → Reg. Bank 0

01 → Reg. Bank 1

10 → Reg. Bank 2

11 → Reg. Bank 3



Similarly for Reg. Bank 1, 2, 3



80 + 16 + 32 = 128 byte

16 byte × 8 bit = 128 bit

On RESET,

SP → 07H

MOV A, R1

MOV R1, P4

~~Set~~ ~~B-Set~~ (Set B), B) Set ~~PSW~~ PSW.4

CLR PSW, 3

MOV, R1 R7

SET B PSW4

CLR PSW 3

MOV R1, R7

- Any I/O Device can be connected to P2 (Port 2)

~~P3 pins ports are usually~~

- T_0, T_1 are used for Timer operations.

- EA → External Access

When we use an external ROM, $\overline{EA}$ = 1, i.e. EA = 0, (it is connected to Gnd).



Crystallographic Oscillator For Frequency Specification { XTAL1, XTAL2

Pin Diagram of 8051

Power on Reset (Required for Sem)

Circuit is automatically restarted when power is Turned on.



Fig: Power on RESET Circuit



Open Drain

Port 0 pull up resistor connection

- In 8051 which ports are having open drain structure. How is it solved?

8051 Processing Modes —

1. Immediate → MOV A,#40H ···→ sign specifying that H is an immediate data
2. Register → MOV R1, B
3. Direct → MOV A, 40H ···→ 40H is memory address; data in memory transferred to reg A
4. Indirect → MOV B,@R0 , MOV @R1,A ···→ this sign means that R1 is holding some address
5. Indexed → MOV DPL, #10H , MOV DPH, #20H } together ; MOVC A,@A + DPTR

~~MOV ADD~~

- After @R1, only A or B can be used.

MOV R1, #39H → R1 = 39H

MOV B, @R1 → from memory stored at R1 to B



Immediate addressing mode ; 90H Memory address (Direct Add. mode)

MOV P1, #0FFH

SETB P1.0

CLR P2.0 → Pin 21 Status → 0

~~MOV A0,~~

256 Byte ALLOCATION

Example of Direct Addressing Mode:

MOV A, 90H

SP → ~~0FH~~ 07H

PUSH 01H

POP ~~0FH~~ 03H

MOV SP, #3FH — Stack top location #3FH

```
MOV SP, #3F_H
PUSH 01_H
PUSH 31_H
POP  18_H
POP  19_H
```

BCD Addition → DAA

MUL AB



DIV AB

$\frac{A}{B} = A(Q)$ → Quotient in Acc. (A)

$B(R)$ → Remainder in B

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location ~~40H~~ 47_H onwards. Find the average marks and output it on Port 1.

```
0.  MOV P1, #00_H
1.  MOV R2, #06_H
2.  MOV B, #06_H
3.  MOV R0, #47_H
4.  MOV A, #00_H
5.  L2: ADD A, @R0
6.  INR R0
7.  DEC B
```

MOV SP, #3FH

PUSH 01H

PUSH 31H

POP 18H

POP 19H

BCD Addition → DAA

MUL AB



DIV AB

$\frac{A}{B} = A(Q)$ → Quotient in Acc. (A)

$B(R)$ → Remainder in B

1. In a semester a student has 6 subjects. The marks of student is stored in RAM location ~~4017~~ 47H onwards. Find the average marks and output it on Port 1.

```
0.  MOV P1, #00H
1.  MOV R2, #06H
2.  MOV B, #06H
3.  MOV R0, #47H   ~~MOV R0, 47H??~~
4.  MOV A, #00H
5.  L2: ADD A, @R0
6.  INR R0?  → INC R0
7.  DEC R
```

~~DNZ L2~~

8. DNZ L2

- 7,8 can be replaced as DJNZ R_2, L2

9. DIV AB

10. MOV P1, A

Timer/Counter of 8051

Higher 8 bit Lower 8 bit

Timer 0 → TH0 + TL0

Timer 1 → TH1 + TL1

$TMOD_{(8)}$

$TCON_{(8)}$

How to Load:

MOV TH1, #0FF$_H$

- TMOD → Timer MODE Set
- TCON → Timer Control Set

$TMOD_{(8)}$

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Gate	T/C	M_1	M_0	Gate	T/C	M_1	M_0
Timer 1				Timer 0			

Gate → 1 → Means we require some hardware triggerring for controlling the timer operation

0 → Means we require some software operation to trigger

T/C → Used for controlling Timer/Counter operations.

1 → Counter → for event counting

0 → Timer

M_1 M_0 → Used for setting the mode of timer/counter

0 0 → Mode 0 (13 bit)

0 1 → Mode 1 (16 bit) → (Normally Used)

1 0 → Mode 2 (8 bit auto reload)

1 1 → Mode 3 (Split Mode)

TCON(8) → Present in the SFR Zone

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

TF_x → Timer Overflow Flag

TR_x → Timer Run/Start-Stop Flag

IE_x → Ext. Interrupt occurrence Flag

IT_x → Ext Interrupt Type

? Check

$IE_0 \rightarrow 1$ → Implies Ext. INT 0 is high

→ 0 → When the Microcontroller is serving some interrupt on INT0

TF_x → Check Overflow. On the next go, it resets its value.

~~Setting~~

Clock pulse → 11.0892 MHz

≃ 12 MHz

T = 1.085μ

MOV TMOD, #01H → Timer 0 in Mode 1

MOV TH0, #0FFH

MOV TL0, #0FFH

Count

FFFF

FFF0

SET TR0

L1: JNB TF0, L1

CLR TR0

CLR TF0

~~MOV TMOD, #01H → Timer 0 in Mode~~

~~MOV TH0, #00H~~

~~MOV TL0, #00H~~

SET TR0 → Set TR0 to 1

Keep counting till Overflow (TF0 → 1)

↓ Means Overflow

L1: JNB TF0, L1 → Branch when TF0 is not high

- In the following program, we are creating a square wave a waveform is generated which has equal high and low period. of 50% duty cycle on P1.5 bit. Timer 0 is used for generation of time delay. Calculate the frequency of square wave generated on P1.5.

```
    MOV TMOD, #01H      2T
L1: MOV TH0, #FFH       2T
    MOV TL0, #F0H       2T
    CPL P1.5 → Complement 1T
    CALL DELAY          2T
    SJMP L1 → Short Jump 2T
```

Time Delay

FFFF
↑ 16 T
FFF0

```
DELAY: SETB TR0     1T
L2: JNB TF0, L2     16T
    CLR TR0         1T
    CLR TF0         1T
    RET             2T
                    30 + (2)
```

↳ First Line is out of Loop

Calculating Frequency:



$$t = (2 \times 30 + 2) \times 1.085\ \mu s = 67.27\ \mu s$$

$$\therefore f = \frac{1}{t} = 0.014\ MHz \quad (Ans)$$