

OSOROM Instruction Set Reference

The Moroso Project

June 11, 2014

Contents

1	CPU Architecture	3
1.1	Instructions	3
1.2	VLIW	3
1.3	Registers	3
1.4	Shifting	3
1.5	Virtual Memory	4
1.6	Exceptions	4
2	Instruction Listing	5
2.1	ADD - 32-bit Addition	6
2.2	AND	7
2.3	B	8
2.4	BL	9
2.5	BREAK	10
2.6	CMP	11
2.7	CPOP	12
2.8	DIV	13
2.9	ERET	14
2.10	FENCE	15
2.11	LB	16
2.12	LH	17
2.13	LL	18
2.14	LW	19
2.15	MFC	20
2.16	MFHI	21
2.17	MOV	22
2.18	MTC	23
2.19	MTHI	24
2.20	MVN	25
2.21	MULT	26
2.22	NOR	27
2.23	OR	28
2.24	RSB	29
2.25	SB	30
2.26	SC	31
2.27	SH	32
2.28	SUB	33

2.29	SW	34
2.30	SXB	35
2.31	SXH	36
2.32	SYSCALL	37
2.33	XOR	38

Chapter 1

CPU Architecture

1.1 Instructions

Each instruction is a 32-bit word, stored in little-endian order. The top 2 bits of the instruction select one of four predicate registers, and the third bit from the top optionally inverts it. The instruction is only executed if the resulting predicate is true.

1.2 VLIW

At each time step, the CPU fetches a “packet” of 4 instructions located contiguously in memory and executes them in parallel. These packets must be aligned to their 16-byte size, and branch targets must also be so aligned.

There are three types of instructions: Control, Memory, and ALU instructions. Only one control instruction may be executed in any given packet; it must occupy the first (lowest-address) slot in its packet. Likewise, only the first two slots in a packet may execute memory instructions. ALU instructions may be located in any slot.

ALU instructions in the first three slots may optionally specify a “long immediate” operand. In this case, the 32 bits following that instruction are interpreted as an operand, and a no-op is scheduled in the following slot of that packet.

1.3 Registers

There are 32 32-bit general-purpose registers, R0 through R31. R31 is used as the link register for BL instructions. The program counter is stored separately, and may only be modified through branch instructions and read through BL instructions.

There are three one-bit predicate registers that may be written to by compare instructions and used to conditionally execute any instruction.

1.4 Shifting

The ALU is preceded by a shifter for its second operand

1.5 Virtual Memory

Virtual memory is accomplished through a hardware-filled TLB, with 4KB pages and a 2-level page-table structure that looks like x86's without any of the fancy bits. (more detail to come in this section; in particular, we want to boot with paging on but it's not clear how the world looks then)

1.6 Exceptions

Chapter 2

Instruction Listing

2.2 AND

2.2.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	0	CONSTANT								ROTATE				0 0 0 1	RD	RS	LIM
PRED	1 0 1	SHIFTAMT				SHF	RT				0 0 0 1	RD	RS				
PRED	1 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0 0 1	RD	RS										

2.3 B

2.3.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	1	1	0	0	OFFSET										
PRED	1	1	1	0	OFFSET										RS

2.4 BL

2.4.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	1	1	0	1	OFFSET											
PRED	1	1	1	1	OFFSET										RS	

2.6 CMP

2.6.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	0	CONSTANT								ROTATE				0	1	1	1	CMPTP	PD	RS		
PRED	1	0	1	SHIFTAMT				SHF	RT				0	1	1	1	CMPTP	PD	RS			
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	CMPTP	PD	RS		
LIM																						

TODO do we want one entry for all compares that lists the types, or an entry for each one?

PRED	1	0	0	0	1	0	1	0	1	C	X	X	X	X	X	CPOPC	X	X	X	X	X	RS
------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-------	---	---	---	---	---	----

PRED	1 0 0 1	OFFSET	0 0 1	RD	RS
------	---------	--------	-------	----	----

2.14 LW

2.14.1 Encoding

[illegible]

PRED	1 0 0 0 1 0 1 1 0	X X X X X X X X X X	RD	CPRS
------	-------------------	---------------------	----	------

2.19 MTHI

2.19.1 Encoding

[illegible]

2.20 MVN

2.20.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	0	CONSTHIGH										R	1 0 0 1	RD	CONSTLOW	
PRED	1 0 1	SHIFTAMT				SHF	X X X X X	1 0 0 1	RD	RS						
PRED	1 0 0	0 0 0 0 1	SHF	RT				1 0 0 1	RD	RS						
PRED	1 0 0	0 0 0 0 0 0 0	0 0	0 0 0 0 0	1 0 0 1	RD	RS	LIM								

2.25 SB

2.25.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	1 0 0 1	OFFSET	1 0 0	RD	RS
------	---------	--------	-------	----	----

2.27 SH

2.27.1 Encoding

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	1 0 0 1	OFFSET	1 0 1	RD	RS
------	---------	--------	-------	----	----

2.32 SYSCALL

2.32.1 Encoding

[illegible]

