OSOROM Instruction Set Reference

The Moroso Project

June 10, 2014

Contents

1	CPU	J Architecture	2
	1.1	Instructions	2
	1.2	VLIW	2
	1.3		2
	1.4	Shifting	2
	1.5	Virtual Memory	3
	1.6	Exceptions	3
2	Inst	ruction Listing	4
	2.1	ADD	Ę
	2.2	AND	6
	2.3	NOR	7
	2.4	OR	
	2.5	SUB	
	2.6	RSB	
	2.7	XOR	
	2.8	MOV	
	2.9	MVN	
	2.10	SXB	
		SXH	
		CMP	
		B 1	

Chapter 1

CPU Architecture

1.1 Instructions

Each instruction is a 32-bit word, stored in little-endian order. The top 2 bits of the instruction select one of four predicate registers, and the third bit from the top optionally inverts it. The instruction is only executed if the resulting predicate is true.

1.2 VLIW

At each time step, the CPU fetches a "packet" of 4 instructions located contiguously in memory and executes them in parallel. These packets must be aligned to their 16-byte size, and branch targets must also be so aligned.

There are three types of instructions: Control, Memory, and ALU instructions. Only one control instruction may be executed in any given packet; it must occupy the first (lowest-address) slot in its packet. Likewise, only the first two slots in a packet may execute memory instructions. ALU instructions may be located in any slot.

ALU instructions in the first three slots may optionally specify a "long immediate" operand. In this case, the 32 bits following that instruction are interpreted as an operand, and a no-op is scheduled in the following slot of that packet.

1.3 Registers

There are 32 32-bit general-purpose registers, R0 through R31. R31 is used as the link register for BL instructions. The program counter is stored separately, and may only be modified through branch instructions and read through BL instructions.

There are three one-bit predicate registers that may be written to by compare instructions and used to conditionally execute any instruction.

1.4 Shifting

The ALU is preceded by a shifter for its second operand

1.5 Virtual Memory

Virtualmemory is accomplished through a hardware-filled TLB, with 4KB pages and a 2-level page-table structure that looks like x86's without any of the fancy bits. (more detail to come in this section; in particular, we want to boot with paging on but it's not clear how the world looks then)

1.6 Exceptions

Chapter 2

Instruction Listing

2.1 ADD

2.1.1 Encoding

PRED	0				CC	ONS	TAI	ΙT				F	ROT	AT:	Ε	0	0	0	0	RD	RS
PRED	1	0	1	S	SHI	FT.	ГМA		SI	HF			RT			0	0	0	0	RD	RS
PRED	1	0	0	0 0 0 0 0 0 0								0	0	0	0	0	0	0	0	RD	RS

2.1.2 Behavior

The first form adds the value CONSTANT ROR 2*ROTATE to RS, storing the result in RD. The second form shifts the value in RT in the manner specified by SHF and SHIFTAMT, then adds that to RS and stores the result in RD. The third form adds the long immediate stored in the next instruction slot to RS and stores the result in RD. A no-op is issued for the next instruction slot.

2.2 AND

2.2.1 Encoding

_	_	_	_	-	_	_		_	_	_	_	_	_	-	_	_		_	_	_	_	_	_	-	_	_		_	_	_	_
1	0	9	8	1	6	5	4	3	2	1	U	9	8	1	6	5	4	3	2	1	U	9	8	1	6	5	4	3	2	1	O

PRED	0				CC	ONS	TA	NT				I	ROT	AT:	Ε	0	0	0	1	RD	RS
PRED	1	0	1	5	SHI	FT	AM:	Γ	SI	ΙF			RT			0	0	0	1	RD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	RD	RS

2.3 NOR

2.3.1 Encoding

1	Λ	a	Q	7	6	5	1	3	2	1	Λ	a	Q	7	6	5	1	3	2	1	Λ	a	Q	7	6	5	1	3	2	1	0
T	U	9	0	1	О	Э	4	3	_	T	U	9	0	1	О	Э	4	3	2	Τ	U	9	0	1	О	Э	4	3		T	U

PRED	0				CC	ONS	TA	NT				I	ROT	AT:	Ε	0	0	1	0	RD	RS
PRED	1	0	1	5	SHI	FT	AM:	Γ	SI	ΙF			RT			0	0	1	0	RD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	RD	RS

2.4 OR

2.4.1 Encoding

1 0 9	O	1	О	Э	4	3	2	Т	U	9	Ö	1	О	b	4	3	2	Т	U	9	Ö	1	О	5	4	3	2	Т	U
PRED	0				CC	ONS	TAl	NT				I	ROT	'AT	Ε	0	0	1	1			RD					RS		
PRED	1	0	1	S	SHI	FT	AM:	Γ	SI	ΗF			RT			0	0	1	1			RD					RS		
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1			RD					RS		

2.5 SUB

2.5.1 Encoding

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0

1 0 9	Ö	1	О	5	4	3	2	Τ	U	9	8	1	О	5	4	3	2	Τ	U	9	8	1	О	5	4	3	2	Τ	U
PRED	0				CO	NS'	TAI	NT				F	ROT	ATI	3	0	1	0	0			RD					RS		
PRED	1	0	1	3	SHI	FT	ΙMΑ	[SI	HF			RT			0	1	0	0			RD					RS		

RD

RS

2.6 RSB

2.6.1 Encoding

1	0 9	8 7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	Ω	9	8	7	6	5	4	3	2	1	Ο
	0 0	0 1	U	U	-	J	_		U	9	O	,	U	J		J	_	_	U	J	O	,	U	J	-	J	_		U

PRED	0				CC	ONS	TA	NT				I	ROT	AT:	Ε	0	1	0	1	RD	RS
PRED	1	0	1	ç	SHI	FT	AM:	Γ	SI	ΙF			RT			0	1	0	1	RD	RS
PRED	1	0	0	0 0 0 0 0 0 0								0	0	0	0	0	1	0	1	RD	RS

2.7 XOR

2.7.1 Encoding

1	Λ	a	Q	7	6	5	1	3	2	1	Λ	a	Q	7	6	5	1	3	2	1	Λ	a	Q	7	6	5	1	3	2	1	0
T	U	9	0	1	О	Э	4	3	_	T	U	9	0	1	О	Э	4	3	2	Τ	U	9	0	1	О	Э	4	3		T	U

PRED	0				CC	ONS	TA	NT				F	ROT	AT:	Ε	0	1	1	0	RD	RS
PRED	1	0	1	5	SHI	FT	AM:	Γ	SI	ΙF			RT			0	1	1	0	RD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	RD	RS

2.8 MOV

2.8.1 Encoding

1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

PRED	0					С	ON	STE	IIGI	Η					R	1	0	0	0	RD	CONSTLOW
PRED	1	0	1	5	SHI	FT	AM'	Γ	SH	F	X	X	Х	X	Х	1	0	0	0	RD	RS
PRED	1	0	0	0	0	0	0	1	SH	F			RT			1	0	0	0	RD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	RD	RS

2.9MVN

2.9.1 Encoding

1 0 9	O	1	O	J	4	J	_	1	U	9	O	1	U	J	4	J	_	1	U	Э	O	1	U	J	4	J	_	1	U
PRED	0					С	ON	STI	HIG	Н					R	1	0	0	1			RD				COI	IST:	LOV	
PRED	1	0	1		SHI	FT	A M'	Γ	SI	HF.	Х	Х	Х	Х	Х	1	0	0	1			R.D					RS		

PRED	0					C	ON	STE	IIGI	Η					R	1	0	0	1	RD	CONSTLOW
PRED	1	0	1	5	SHI	FT.	AM'	Γ	SH	ΙF	X	Х	Х	Х	Х	1	0	0	1	RD	RS
PRED	1	0	0	0	0	0	0	1	SH	IF			RT			1	0	0	1	RD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	RD	RS

2.10 SXB

2.10.1 Encoding

1 0 9	8	1	б	5	4	3	2	1	U	9	8	1	б	5	4	3	2	1	U	9	8	7	Ь	5	4	3	2	1	U
PRED	0				CC	ONS	TAI	NT				I	ROT	'ATI	Ξ	1	0	1	0			RD					RS		
PRED	1	0	1	S	SHI	FT.	AMT	Γ	SI	ΗF			RT			1	0	1	0			RD					RS		
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0			RD					RS		

2.11 SXH

2.11.1 Encoding

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1

Τ	0 9	8	1	О	5	4	3	2	Τ	U	9	ŏ	1	О	5	4	3	2	T	U	9	8	1	О	5	4	3	2	Τ	U
P	RED	0				CC	NS	TAI	NT				F	ROT	ATI	3	1	0	1	1			RD					RS		
F	RED	1	0	1	-	SHI	FT.	AM7	[SI	ΙF			RT			1	0	1	1			RD					RS		

RD

RS

2.12 CMP

2.12.1 Encoding

1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0

PRED	0				CC	ONS	TA	NT				I	ROT	AT:	Ε	0	1	1	1	CMPTP	PD	RS
PRED	1	0	1	5	SHI	FT	AM.	Γ	SI	ΗF			RT			0	1	1	1	CMPTP	PD	RS
PRED	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	CMPTP	PD	RS

2.13 B

2.13.1 Encoding

PRED	1 1 0 0	OFFSET	
PRED	1 1 1 0	OFFSET	RS

2.14 BL

2.14.1 Encoding

PRED	1 1 0 1	OFFSET	
PRED	1 1 1 1	OFFSET	RS