Introduction to Digital Logic EECS/CSE 31L

Assignment 1

Prepared by: Jack Melcher Student ID: 67574625

EECS Department Henry Samueli School of Engineering University of California, Irvine

January 6, 2016

1.1 Assignment Description

Follow the instructions in the tutorial for each tool appended to this text. CAD tools you will work with in this assignment are:

Tool 1: Questasim® MentorGraphics

Tool 2: Incisive Enterprise Simulator from Cadence

1.2 Assignment Deliverable

Tool 1: Questasim® MentorGraphics

• A short report on what you have learned

What I learned:

- Questasim can only be used on zuma or crystalcove Unix servers
- How to setup a project that uses Questasim
- Install Questasim for my use on the server for the project
- Compile the VHDL(.vhd) design files and the System Verilog(.sv) testbench files
- Optimize the VHDL design
- Simulate the design
- View the waveform

Questasim installation

```
Zuma% source setup.csh
zuma% source pre_compile.csh
QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap work questa/work
Copying /home/linware/mentor/questa/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
** Warning: (vlib-34) Library already exists at "questa/work".
QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap -c mtiUvm questa/work
Modifying modelsim.ini
** Warning: vmap will not overwrite local modelsim.ini.
QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap work questa/work
Modifying modelsim.ini
```

• Compilation, Elaboration, and Simulation logs

```
VHDL Design Compilation
```

```
zuma% vcom -64 -f rtl.cfg
QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
Start time: 13:03:32 on Jan 06,2016
vcom -64 -f rtl.cfg
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU_32
-- Compiling architecture Behavioral of ALU_32
End time: 13:03:32 on Jan 06,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

System Verilog Testbench Compilation

VHDL Design Optimization

```
zuma% vopt -64 alu 32 tb +acc=mpr -o alu 32 tb opt
QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
Start time: 13:04:01 on Jan 06,2016
vopt alu 32 tb "+acc=mpr" -o alu 32 tb opt
Top level modules:
        alu 32 tb
Analyzing design...
-- Loading module alu 32 tb
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC STD
-- Loading entity ALU_32
-- Loading architecture Behavioral of ALU_32
Optimizing 2 design-units (inlining 0/1 module instances, 0/0 UDP instances):
-- Optimizing module alu 32 tb(fast)
-- Optimizing architecture Behavioral of ALU 32
Optimized design name is alu_32_tb_opt
End time: 13:04:01 on Jan 06,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

Simulation Log

```
Zuma% vsim -64 -l simulation.log -do sim.do -c alu_32_tb_opt
Reading pref.tcl

# 10.4c

# vsim -l simulation.log -do "sim.do" -c alu_32_tb_opt
# Start time: 13:04:18 on Jan 06,2016

# // Questa Sim-64

# // Version 10.4c linux_x86_64 Jul 19 2015

# //

# // Copyright 1991-2015 Mentor Graphics Corporation

# // All Rights Reserved.

# //

# // THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION

# // WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS

# // LICENSORS AND IS SUBJECT TO LICENSE TERMS.

# // THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL

# // INFORMATION THAT ARE PRIVILEGED. CONFIDENTIAL, AND EXEMPT FROM

# // DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.

# // FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER

# // THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.

# // Loading sv_std.std

# Loading sv_std.standard

# Loading sv_std.standard

# Loading std.textio(body)

# Loading std.textio(body)

# Loading ieee.numeric std(body)

# Loading ieee.std_logic 1164(body)

# Loading work.alu_32(behavioral)#1

# do sim.do

# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1431655766 is not in bounds of subtype NATURAL.

# Time: 800 ns Iteration: 1 Instance: .alu_32_tb.L1

# End time: 13:04:18 on Jan 06,2016, Elapsed time: 0:00:00
```

Waveform snapshot from each tool

Opening waveform

zuma% vsim -view waveform.wlf Reading pref.tcl

Sample Waveform

Sample Waveform										
■ Wave - Default					*****					+ # x
& 1 ~	Msgs									
■	afe 32'h555555	55								
- → /alu_32_tb/B 32'h00000	003 32'haaaaaa a	1								
- 4'h9	4'h0	【4'h1	4'h2	4'h3	4'h5	【4'h6	4'h7	4'h8	4'h9	4'hb
/alu_32_tb/overf 1'h0										
/ /alu_32_tb/c_out 1'h0		+		-						
/ /alu_32_tb/equal 1'h0										
/alu_32_tb/outpu 32'h55dd			32'h5555	5555	[32'h00000	00 🛚 32'hffffff	ff 32'haaaa	aaaa 32'hffffffff	32'h000000	【32'h555555
/ /alu_32_tb/L1/A 32'h2ABBA										
	003 32'hAAAAAA 4'h0	I 4'h1	4'h2	4'h3	4'h5	I 4'h6	14'h7	4'h8	4'h9	I 4'hB
4 /alu 32 tb/L1/ov 0	4 nu	4 N1	4 n2	4113	4 115	4116	4117	4 118	4 n9	14 NB
√alu_32_tb/L1/c 0		 								
	7F0 32'h000000.	. 32'hFFFFFFF	32'h5555	5555	32'h00000	00 32'hFFFF	FFFFF I 32'hAAA	AA 32'hFFFFFF	F 32'h000000.	I 32'h555555
■ ♦ /alu_32_tb/L1/te 33'h05577		. 33'hOFFFFFF								

Tool 2: Incisive Enterprise Simulator from Cadence

• A short report on what you have learned

What I learned:

- Cadence can only be used on malibu or vivian Unix servers
- Enable Cadence for use on my account
- How to setup a project that uses Cadence
- Compile the VHDL(.vhd) design files and the System Verilog(.sv) testbench files
- Elaborate the VHDL design
- Simulate the design
- View the waveform

Cadence Installation

```
malibu% source /usr/skel/syswide.cshrc
malibu% source /ecelib/eceware/profile/cadence.linux
malibu% source /ecelib/eceware/profile/cadence61
malibu% source /ecelib/eceware/profile/mentor09
malibu% setenv T DIR/ecelib/eceware/cadence61/tk 2011
```

• Compilation, Elaboration, and Simulation logs

VHDL Design Compilation

```
malibu% ncvhdl -messages orgate.vhd
ncvhdl: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
orgate.vhd:
errors: 0, warnings: 0
WORK.ORGATE (entity):
streams: 4, words: 18
WORK.ORGATE:BEHAVIORAL (architecture):
streams: 1, words: 23
```

System Verilog Testbench Compilation

```
malibu% ncvlog -sv -work work orgatetb.sv
ncvlog: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
```

VHDL Design Elaboration

```
malibu% ncelab work.orgatetb -access +R+W -UPDATE -timescale lns/10ps -work work
ncelab: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
```

Simulation Log

```
malibu% ncsim work.orgatetb -input run.cmd
ncsim: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm -all -variables -depth all
Created probe 1
ncsim> run 50ns
Ran until 50 NS + 0
```

• Waveform snapshot from each tool

Open Waveform

```
ncsim> simvision & simvision: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.

Relinquished control to SimVision...
txe: 06.20-s015: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
```

