

Introduction to Digital Logic

EECS/CSE 31L

Final Project: Simple Processor

Prepared by: Jack Melcher
Student ID: 67574625

EECS Department
Henry Samueli School of Engineering
University of California, Irvine

March 10, 2015

1 Block Description

The processor fetches a 32-bit set of instructions, decodes the instructions in a controller, performs the specified task, and stores the results into a register file.

The processor is made up of several components.

- Counter (assignment 4)
- Memory
- Controller
- Register File (assignment 4)
- Selector for A input
- Selector for B input
- ALU 32 (assignment 3)

2 Input/Output Port Description

Package(c31L_pack): Contains all the necessary constants used throughout all the blocks

Constant Name	Data Type	Default Value	Description
BW	INTEGER	32	Size of logic that is being used
OP_BINARY	STD_LOGIC	010010 (18)	Number of Operations in the Memory
Reg_field	INTEGER	6	Determines size of register file and used to as its addr size
NBIT	INTEGER	6	Max bits the counter uses
Alu_function_type	std_logic_vector	3 downto 0	Used to help tie an alu operation to a given number
Mux_instructions	Array of std_logic_vector	((OP-1) downto 0) (BW-1 downto 0)	Stores all the hard coded instructions for the processor

Processor (The outputs are used to help display values of processor instruction results)

Port name	Port size	Port Type	Description
clk	1	IN	Trigger the processor fetch and write events
Pc_enable	1	IN	Enable the counter to count
Rst_s	1	IN	Synchronous reset for the Counter and RegFile
memory_addrs	NBIT-1 downto 0	OUT	Determine which instruction is read
Instruction	BW-1 downto 0	OUT	Shows the 32 bit instruction
reg_source	BW-1 downto 0	OUT	The first value read from register file
reg_target	BW-1 downto 0	OUT	The second value read from register file
immediate	BW-1 downto 0	OUT	The immediate value from instruction
carry	1	OUT	The carry out value from ALU
output	BW-1 downto 0	OUT	Results of ALU operation

Counter

Port name	Port size	Port Type	Description
Clk	1	IN	Triggers the counting
Rst_s	1	IN	Will reset the counter to zero when active
dout	NBIT-1 downto 0	OUT	The counter's value after counting
Variable Name	Data Type	Port size	Description
count	INTEGER	NBIT-1 downto 0	Aids in the counting process

Memory

Port name	Port size	Port Type	Description
addr	NBIT-1 downto 0	IN	Determines which instructions are fetched
Read_data	BW-1 downto 0	OUT	The instructions that are sent to controller

Controller

Port name	Port size	Port Type	Description
instruction	31 downto 0	IN	Instructions fetched from memory
rt_and_imm	31 downto 0	OUT	Immediate value
write_enable	1	OUT	Determines whether the register file can write
rs_index	2 downto 0	OUT	Address of register source
rt_index	1	OUT	Address of register target
rd_index	1	OUT	Address of register destination
b_mux_sel	31 downto 0	OUT	Instruction type to determine B input of ALU
alu_func	alu_function_type	OUT	Operation the ALU is supposed to perform

Register File

Port name	Port size	Port Type	Description
Clk	1	IN	Triggers the register process
Rst_s	1	IN	Will reset the registers to zero
write_enable	1	IN	Enables writing to the registers
rs_index	Reg_field -1 downto 0	IN	The address of the register to be read from
rt_index	Reg_field -1 downto 0	IN	The address of the register to be read from
rd_index	Reg_field -1 downto 0	IN	The address of the register to be written to
reg_source_out	BW-1 downto 0	OUT	The data value read from register file
reg_target_out	BW-1 downto 0	OUT	The data value read from register file
reg_dest_new	BW-1 downto 0	IN	The data value to be written to the register
Variable Name	Data Type	Port size	Description
regfile	Array (0 to 2** Reg_field)	NBIT-1 downto 0	The registers

Selector for A input

Port name	Port size	Port Type	Description
reg_source	31 downto 0	IN	The data value read from register file
immediate	31 downto 0	IN	Immediate provided by the controller
alu_op	1	INOUT	The expected ALU operation to be performed
instruction_type			Selects A input based on RI value
opsel	2 downto 0	IN	The ALU operation select value
mode	1	OUT	The ALU mode select value
output	31 downto 0	OUT	What value is sent to A input of ALU

Selector for B input

Port name	Port size	Port Type	Description
in0	BW-1 downto 0	IN	Register target value
in1	BW-1 downto 0	IN	Immediate value
sel	1	INOUT	Selects B input based on RI value
output	BW-1 downto 0		What value is sent to B input of ALU

ALU 32-bit

Port name	Port size	Port Type	Description
A	31 downto 0	IN	Value of first input
B	31 downto 0	IN	Value of second input
Cin	1	SIGNAL	The carry in value
opsel	2 downto 0	IN	Determine which operation to perform in units
mode	1	OUT	Determine whether the output is from arithmetic operation or logic operation
cout	1	OUT	The carry out value
output	31 downto 0	OUT	The output value of operation

3 Design Schematics


Instruction Format

1 bit	6 bit	6 bit	4 bit	6 bit	9bit
Instruction Type (RI)	Register Source (rs)	Register Destination (rd)	Function	Register Target (rt)	Immediate (Imm)
Whether ALU works with Immediate	Address of rs	The address for which the results of ALU will be written to	Code for ALU operation	Address of rt and the first 6 bits of Immediate	The last 9 bits of the Immediate


ALU Operations:

Function	Register Operation (RI = '0')	Immediate Operation (RI = '1')	Description
0000	NOP	NOP	No Operation
0001	rs + rt	a+ Imm	Add
0010	rs + rt '	a+ Imm '	Sub
1011	rs	Imm	Move
1100	rs +1	Imm +1	increment
1101	rs -1	Imm -1	decrement
1110	rs + rt +1	a+ Imm +1	Add & Increment
0101	rs AND rt	a AND Imm	Bit-wise AND
0110	rs OR rt	a OR Imm	Bit-wise OR
1000	rs XOR rt	a XOR Imm	Bit-wise Exclusive OR
0111	rs '	Imm'	Compliment
1001	shl rs	shl Imm	1 Bit Shift Left


Design:




4 Compilation Processor




C31L_pack



Counter



Memory



Controller

The screenshot displays the ISE Project Navigator interface with the 'controller_67574625.vhd' file open. The code defines a controller entity with various ports and signals, including instruction, register indices, and ALU function. The behavioral architecture is implemented using a process block. The console shows the message: 'Process "Behavioral Check Syntax" completed successfully'. The status bar indicates 'Ln 64 Col 4 VHDL'.

```
35 entity controller_67574625 is
36 port( instruction : in std_logic_vector(BW-1 downto 0);
37       --increased size to 32 bits for sign extension
38       rt_and_imm : out std_logic_vector (31 downto 0);
39       write_enable : out std_logic;
40       rs_index : out std_logic_vector(reg_field-1 downto 0);
41       rt_index : out std_logic_vector(reg_field-1 downto 0);
42       rd_index : out std_logic_vector(reg_field-1 downto 0);
43       b_mux_sel : out std_logic;
44       alu_func : out alu_function_type );
45 end controller_67574625;
46
47 architecture Behavioral of controller_67574625 is
48
49 begin
50     -- Register or Immediate
51     b_mux_sel <= instruction(BW-1);
52     -- Reg Source index
53     rs_index <= instruction(BW-2 downto BW-7);
54     -- Reg Destination index
55     rd_index <= instruction(BW-8 downto BW-13);
56     -- Function operation
57     alu_func <= instruction(BW-14 downto BW-17);
58     -- Reg Target index
59     rt_index <= instruction(BW-18 downto BW-23);
60     -- Immediate value
61     rt_and_imm <= ONES(31 downto 15) & instruction(BW-18 downto 0) WHEN instruction(BW-18) = '1' ELSE
62     ZERO(31 downto 15) & instruction(BW-18 downto 0);
63     -- When to enable write
64     write_enable <= '0' WHEN instruction(BW-14 downto BW-17) = alu_nop ELSE
65     '1';
66
67 end Behavioral;
68
```

Process "Behavioral Check Syntax" completed successfully

Ln 64 Col 4 VHDL

Register File

The screenshot displays the ISE Project Navigator interface with the 'register_bank_67574625.vhd' file open. The code defines a register file architecture using a process block. It includes logic for loading registers, writing to registers, and reading from the register file. The console shows the message: 'Process "Behavioral Check Syntax" completed successfully'. The status bar indicates 'Ln 65 Col 13 VHDL'.

```
41 architecture Behavioral of register_bank_67574625 is
42
43 -- Array for register file
44 TYPE regfile IS ARRAY (0 TO 2**reg_field-1) OF STD_LOGIC_VECTOR (BW-1 downto 0);
45
46 begin
47     PROCESS(clk)
48     VARIABLE regfile_temp: regfile;
49     VARIABLE temp_rs, temp_rt : STD_LOGIC_VECTOR (BW-1 downto 0);
50     BEGIN
51         -- Reg values are loaded into regfile by using move immediate instruction
52         -- Register file functions
53         IF (clk'EVENT AND clk = '1') THEN
54             -- Synchronous Reset Register file
55             IF (rst_s = '1') THEN
56                 FOR i IN 0 TO 2**reg_field-1 LOOP
57                     regfile_temp(i) := (OTHERS => '0');
58                 END LOOP;
59             -- Write to registers
60             ELSIF (write_enable = '1' AND rst_s = '0') THEN
61                 regfile_temp(to_integer(unsigned(rd_index))) := reg_dest_new;
62             END IF;
63         --Assuming that you can read from regfile at any given time
64         -- Read address 1
65         temp_rs := regfile_temp(to_integer(unsigned(rs_index)));
66         -- Read address 2
67         temp_rt := regfile_temp(to_integer(unsigned(rt_index)));
68
69         -- Output the value of read address
70         reg_source_out <= temp_rs;
71         reg_target_out <= temp_rt;
72     END PROCESS;
73
74
```

Process "Behavioral Check Syntax" completed successfully

Ln 65 Col 13 VHDL

Selector for A input

The screenshot shows the ISE Project Navigator with the project "FinalProject_67574625_cpu" open. The design hierarchy on the left shows the "A - a_input_67574625" component. The main editor displays the behavioral code for "a_input_67574625.vhd". The code defines the architecture "Behavioral of a_input_67574625 is" and includes a "begin" block with two main processes: "op_sel" and "mode". The "op_sel" process uses a case statement to select the ALU operation based on the "alu_op" signal. The "mode" process uses a case statement to select the ALU mode based on the "alu_mode" signal. The "output" process uses a case statement to select the ALU output based on the "alu_op" signal. The console at the bottom shows the message "Process 'Behavioral Check Syntax' completed successfully".

```
40 architecture Behavioral of a_input_67574625 is
41
42 begin
43
44     op_sel <= "0000" when alu_op = alu_add else --Arithmetic
45              "0001" when alu_op = alu_sub else
46              "0100" when alu_op = alu_mov else
47              "1000" when alu_op = alu_increment else
48              "1101" when alu_op = alu_decrement else
49              "1110" when alu_op = alu_add_increment else
50              "0000" when alu_op = alu_and else --Logic
51              "0001" when alu_op = alu_or else
52              "0100" when alu_op = alu_xor else
53              "0111" when alu_op = alu_not else
54              "1011" when alu_op = alu_shift_logic_left else
55              "0101";--default to move
56
57     mode <= '0' when alu_op = alu_add else --Arithmetic
58            '0' when alu_op = alu_sub else
59            '0' when alu_op = alu_mov else
60            '0' when alu_op = alu_increment else
61            '0' when alu_op = alu_decrement else
62            '0' when alu_op = alu_add_increment else
63            '1' when alu_op = alu_and else --Logic
64            '1' when alu_op = alu_or else
65            '1' when alu_op = alu_xor else
66            '1' when alu_op = alu_not else
67            '1' when alu_op = alu_shift_logic_left else
68            '0';--default to move
69
70     output <= immediate when instruction_type = '1' AND alu_op = alu_mov else
71              immediate when instruction_type = '1' AND alu_op = alu_not else
72              immediate when instruction_type = '1' AND alu_op = alu_shift_logic_left else
73              immediate when instruction_type = '1' AND alu_op = alu_increment else
74              immediate when instruction_type = '1' AND alu_op = alu_decrement else
75              immediate when instruction_type = '1' AND alu_op = alu_add_increment else
76              reg_source;
77
```

Ln 53 Col 13 | VHDL

Selector for B input

The screenshot shows the ISE Project Navigator with the project "FinalProject_67574625_cpu" open. The design hierarchy on the left shows the "B - b_input_67574625" component. The main editor displays the behavioral code for "b_input_alu.vhd". The code defines the architecture "Behavioral of b_input is" and includes a "begin" block with a "use when.. else statement" process. The "use when.. else statement" process uses a case statement to select the ALU output based on the "alu_op" signal. The console at the bottom shows the message "Process 'Behavioral Check Syntax' completed successfully".

```
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 -- Final Project Package
23 library work;
24 use work.c31L_pack.ALL;
25
26 -- Uncomment the following library declaration if using
27 -- arithmetic functions with Signed or Unsigned values
28 --use IEEE.NUMERIC_STD.ALL;
29
30 -- Uncomment the following library declaration if instantiating
31 -- any Xilinx primitives in this code.
32 --library UNISIM;
33 --use UNISIM.VComponents.all;
34
35 entity b_input is
36     Port ( in0 : in  STD_LOGIC_VECTOR (BW-1 downto 0);
37           in1 : in  STD_LOGIC_VECTOR (BW-1 downto 0);
38           sel : in  STD_LOGIC;
39           output : out STD_LOGIC_VECTOR (BW-1 downto 0));
40 end b_input;
41
42 architecture Behavioral of b_input is
43
44 begin
45     -- use when.. else statement
46     output <= in0 when sel='0' else
47              in1 when sel='1' else
48              (OTHERS => 'Z');
49
50 end Behavioral;
51
52
```

Ln 50 Col 15 | VHDL

ALU 32

ISE Project Navigator (P.20131013) - C:\Users\Jack\Desktop\EECS 311\Final Project\FinalProject_67574625_cpu\FinalProject_67574625_cpu.xise - [assignment3_67574625_alu_32bit.vhd]

Design View: Behavioral

Hierarchy: FinalProject_67574625_cpu > xc3s700a-4fg484 > testbench_processor - behavior > uut - processor_67574625 - behavior > PC - pcounter_67574625 - behavior > MEM - memory_67574625 - behavior > CON - controller_67574625 - behavior > REG - register_bank_67574625 - behavior > A - a_input_67574625 - behavior > B - b_input - Behavioral > ALU - alu_32bit - Behavioral

```
35 architecture Behavioral of alu_32bit is
36
37 -- Component Declaration
38 COMPONENT alu_1bit IS
39   Port ( A : in STD_LOGIC;
40         B : in STD_LOGIC;
41         cin : in STD_LOGIC;
42         shl : in STD_LOGIC;
43         opsel : in STD_LOGIC_VECTOR (2 downto 0);
44         mode : in STD_LOGIC;
45         cout : out STD_LOGIC;
46         output : out STD_LOGIC);
47 END COMPONENT;
48
49 -- Signal Declaration
50 signal cin : STD_LOGIC;
51 signal carry : std_logic_vector (30 downto 0);
52
53 begin
54   cin <= '0' when opsel="000" else --ADD
55         '1' when opsel="001" else --SUB
56         '0' when opsel="010" else --MOVE
57         '1' when opsel="100" else --increment
58         '0' when opsel="101" else --decrement
59         '1' when opsel="110" else --ADD & Increment
60         '0';--default to 0 carry in
61
62
63 -- First bit
64 A1: alu_1bit PORT MAP (A=>A(0), B=>b(0), cin=>cin, shl=>'0', opsel=>opsel, mode=>mode, cout=>carry(0), output=>output(0));
65 -- bits between 1 and 30
66 G1: FOR i IN 1 TO 30 GENERATE
67   ALU1: alu_1bit PORT MAP (A=>A(i), B=>b(i), cin=>carry(i-1), shl=>A(i-1), opsel=>opsel, mode=>mode, cout=>carry(i), output=>output(i));
68 END GENERATE;
69 --Last bit
70 A32: alu_1bit PORT MAP (A=>A(31), B=>b(31), cin=>carry(30), shl=>A(30), opsel=>opsel, mode=>mode, cout=>cout, output=>output(31));
71
72 end Behavioral;
```

Console: Process "Behavioral Check Syntax" completed successfully

Ln 59 Col 7 VHDL

Testbench

ISE Project Navigator (P.20131013) - C:\Users\Jack\Desktop\EECS 311\Final Project\FinalProject_67574625_cpu\FinalProject_67574625_cpu.xise - [testbench_processor.vhd]

Design View: Behavioral

Hierarchy: FinalProject_67574625_cpu > xc3s700a-4fg484 > testbench_processor - behavior > uut - processor_67574625 - behavior > PC - pcounter_67574625 - behavior > MEM - memory_67574625 - behavior > CON - controller_67574625 - behavior > REG - register_bank_67574625 - behavior > A - a_input_67574625 - behavior > B - b_input - Behavioral > ALU - alu_32bit - Behavioral

```
84   immediate=> immediate,
85   carry => carry,
86   output => output
87 );
88
89 -- Clock process definitions
90 clk_process :process
91 begin
92   clk <= '0';
93   wait for clk_period/2;
94   clk <= '1';
95   wait for clk_period/2;
96 end process;
97
98 -- Stimulus process
99 stim_proc: process
100 begin
101   -- hold reset state for 100 ns.
102   wait for 100 ns;
103
104   wait for clk_period*10;
105
106   -- insert stimulus here
107   rst_s <= '1';
108   wait for clk_period;
109   rst_s <= '0';
110   pc_enable <= '1';
111
112   wait;
113 end process;
114
115 END;
116
117
```

Console: Process "Behavioral Check Syntax" completed successfully

Ln 110 Col 20 VHDL

5 Elaboration

Assumptions:

Functions

- Shifting left the register source by an immediate number of times was altered to just be shift left immediate value one bit
- Because the ALU could do increment, decrement, and add & increment, these functions were given their own code and can be used

Counter

- Need only to increment and then loop back to the first instruction

Memory

- The instructions had to be hard coded into this component
- Register 1 and register 2 in the Register File are assigned values using the MOVI function and then those values are used for the remainder of the

ALU

- This didn't need any adjustments aside from the change of the cin port to a signal

A input

- Because some functions asked for the Immediate to be moved or shifted, another component was designed to handle this.
- In order to translate the function code to the ALU opsel and mode, this component also had to handle it.

Errors and Challenges:

- Lot of errors encountered when trying to make sure all the components are wired together in the correct sequence.
- A lot of assumptions had to be throughout the course of the final project
- It took a lot of time to design the schematic for the processor because of these assumptions

Simulation Log:

Started : "Simulate Behavioral Model".

Determining files marked for global include in the design...

Running fuse...

Command Line: fuse -intstyle ise -incremental -o {C:/Users/Jack/Desktop/EECS 31L/Final Project/FinalProject_67574625_cpu/testbench_processor_isim_beh.exe} -prj

{C:/Users/Jack/Desktop/EECS 31L/Final

Project/FinalProject_67574625_cpu/testbench_processor_beh.prj} work.testbench_processor { }

Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Jack/Desktop/EECS 31L/Final

Project/FinalProject_67574625_cpu/testbench_processor_isim_beh.exe -prj

C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/testbench_processor_beh.prj work.testbench_processor
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_mux2to1.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_logic_unit.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_full_adder.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_arithmetic_unit.vhd" into library
work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/pooriam_c31L_pack.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_alu_1bit.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/register_bank_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/pcounter_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/memory_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/controller_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/B_input_alu.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/A_input_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/assignment3_67574625_alu_32bit.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/processor_67574625.vhd" into library work
Parsing VHDL file "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/testbench_processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard


Compiling package std_logic_1164
Compiling package c31l_pack
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity pcounter_67574625 [\pcounter_67574625(1)\]
Compiling architecture behavioral of entity memory_67574625 [memory_67574625_default]
Compiling architecture behavioral of entity controller_67574625 [controller_67574625_default]
Compiling architecture behavioral of entity register_bank_67574625
[register_bank_67574625_default]
Compiling architecture behavioral of entity a_input_67574625 [a_input_67574625_default]
Compiling architecture behavioral of entity b_input [b_input_default]
Compiling architecture behavioral of entity logic_unit [logic_unit_default]
Compiling architecture behavioral of entity arithmetic_unit [arithmetic_unit_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity alu_1bit [alu_1bit_default]
Compiling architecture behavioral of entity alu_32bit [alu_32bit_default]
Compiling architecture behavioral of entity processor_67574625 [processor_67574625_default]
Compiling architecture behavior of entity testbench_processor
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/testbench_processor_isim_beh.exe
Fuse Memory Usage: 37900 KB
Fuse CPU Usage: 1200 ms
Launching ISim simulation engine GUI...
"C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/testbench_processor_isim_beh.exe" -intstyle ise -gui -
tclbatch isim.cmd -wdb "C:/Users/Jack/Desktop/EECS 31L/Final
Project/FinalProject_67574625_cpu/testbench_processor_isim_beh.wdb"
ISim simulation engine GUI launched successfully

Process "Simulate Behavioral Model" completed successfully

6 Waveforms


Note: At the rising edge of clock, the output shown is saved and the memory_addrs changes

Full Waveform Snapshot 1




Snapshots of Waveform


RESET (Not a function)



NOP



MOVI (to give value to a register)



MOVI (to give value to a second register)

Name	Value
clk	0
rst_s	0
pc_enable	1
memory_addrs[5:0]	000010
instruction[31:0]	10000010000101011001001011001010
reg_source[31:0]	000000000000000000000011100010101110
reg_target[31:0]	000000000000000000000000000000000000
immediate[31:0]	000000000000000000000001001011001010
carry	0
output[31:0]	000000000000000000000001001011001010
clk_period	10000 ps

MOV

Name	Value
clk	0
rst_s	0
pc_enable	1
memory_addrs[5:0]	000011
instruction[31:0]	00000010000111011000010010101110
reg_source[31:0]	00000000000000000011100010101110
reg_target[31:0]	0000000000000000000001001011001010
immediate[31:0]	00000000000000000000010010101110
carry	0
output[31:0]	0000000000000000000011100010101110
clk_period	10000 ps


ADD

Name	Value
clk	0
rst_s	0
pc_enable	1
memory_addrs[5:0]	000100
instruction[31:0]	00000010001000001000010010101110
reg_source[31:0]	0000000000000000000011100010101110
reg_target[31:0]	000000000000000000001001011001010
immediate[31:0]	00000000000000000000100101011110
carry	0
output[31:0]	00000000000000000000100101101111000
clk_period	10000 ps


ADDI

Name	Value
clk	0
rst_s	0
pc_enable	1
memory_addrs[5:0]	000101
instruction[31:0]	10000010001010001001001010101110
reg_source[31:0]	0000000000000000000111000101011110
reg_target[31:0]	00000000000000000000000000000000
immediate[31:0]	00000000000000000001001010101110
carry	0
output[31:0]	000000000000000000100101101011100
clk_period	10000 ps


SUB




SUBI



NOT



NOTI



AND

Name	Value	
clk	0	
rst_s	0	
pc_enable	1	
memory_addrs[5:0]	001010	
instruction[31:0]	00000010010100101000010010101110	00000010010100101000010010101110
reg_source[31:0]	00000000000000000000011100010101110	
reg_target[31:0]	0000000000000000000001001011001010	1111111111...
immediate[31:0]	00000000000000000000010010101110	000000000000000000000000
carry	0	
output[31:0]	000000000000000000001000010001010	0000000000... 00000000000000000100010001010
clk_period	10000 ps	

ANDI

Name	Value	
clk	0	
rst_s	0	
pc_enable	1	
memory_addrs[5:0]	001011	
instruction[31:0]	10000010010110101100110010101110	10000010010110101100110010101110
reg_source[31:0]	00000000000000000000011100010101110	
reg_target[31:0]	00000000000000000000000000000000	0000000000... 000000000000000000000000
immediate[31:0]	11111111111111111100110010101110	11111111111111111100110010101110
carry	1	
output[31:0]	00000000000000000000100010101110	00000000000000000000100010101110
clk_period	10000 ps	


OR

Name	Value	
clk	0	
rst_s	0	
pc_enable	1	
memory_addrs[5:0]	001100	
instruction[31:0]	00000010011000110000010010101110	00000010011000110000010010101110
reg_source[31:0]	00000000000000000000011100010101110	
reg_target[31:0]	0000000000000000000001001011001010	0000000000... 000000000000000000000000
immediate[31:0]	00000000000000000000010010101110	00000000000000000000010010101110
carry	1	
output[31:0]	0000000000000000000011101011101110	0000000000... 0000000000000000011101011101110
clk_period	10000 ps	


ORI

Name	Value	
clk	0	
rst_s	0	
pc_enable	1	
memory_addrs[5:0]	001101	
instruction[31:0]	10000010011010110100110010101110	10000010011010110100110010101110
reg_source[31:0]	00000000000000000000011100010101110	
reg_target[31:0]	00000000000000000000000000000000	0000000000... 000000000000000000000000
immediate[31:0]	11111111111111111100110010101110	11111111111111111100110010101110
carry	0	
output[31:0]	11111111111111111111110010101110	11111111111111111111110010101110
clk_period	10000 ps	


XOR



XORI



SLL



SLLI

