# Analog Circuit Design Notes

 $\begin{array}{c} {\bf Professor:} \\ {\bf \it Andrea\ Leonardo\ Lacaita\ named\ also\ The\ Great} \end{array}$ 

Student:
Matteo Baldo

November 23, 2016

 $As \ you \ know \ from \ elementary \ school...$ 

# Contents

1	МО	OS Overview	4
	1.1	Current with modulation effect	4
	1.2	Weak inversion regime	4
		1.2.1 Inversion Coefficient IC	4
		1.2.2 Transconductance	4
	1.3	Cut-off frequency	4
	1.4	Saturation conditions	5
	1.5	Input and output resistance in MOS circuits	5
	1.6	Pelgrom costants	5
		1.6.1 For resistors	5
		1.6.2 For transistors	5
<b>2</b>	One	e stage OTA	6
	2.1	Differential gain	6
	2.2	Common mode gain	6
		2.2.1 Deterministic contributions	6
		2.2.2 Statistical contributions	7
	2.3	CMRR	7
		2.3.1 Deterministic CMRR	7
		2.3.2 Statistical CMRR	7
	2.4	Input voltage offset	7
		2.4.1 Input mismatch	7
		2.4.2 Mirror mismatch	8
		2.4.3 Total offset	8
	2.5	Dynamics	8
		2.5.1 Output voltage swing	8
		2.5.2 CM voltage dynamic	8
	2.6	Input equivalent noise	8
3	Two	o stage OTA	9
	3.1	Differential gain	9
	3.2	Compensation capacitance	9
	3.3	Frequency compensation	10
		3.3.1 Nulling resistor	10
		3.3.2 Voltage buffer	11
		3.3.3 Ahuja compensation	12
		3.3.4 Simple cascode	13

		3.3.5	Cascoded mirror	. 14
	3.4	Slew I	Rate SR	. 14
		3.4.1	Internal SR	. 14
		3.4.2	Power Bandwith	. 14
		3.4.3	External SR	. 14
4			one stage OTA	15
	4.1	Telesc	copic cascode	. 15
			Gain	
		4.1.2	Dynamics	. 15
	4.2	Folded	d cascode	. 16
			Gain	
		4.2.2	Dynamics	. 17
5	Out	put bu	uffers	18

# MOS Overview

## 1.1 Current with modulation effect

$$I_{DS} = \frac{1}{2}\mu C'_{ox}\frac{W}{L}(V_{GS} - V_t)^2 (1 + \frac{V_D - V_S}{V_A})$$
(1.1)

# 1.2 Weak inversion regime

Taxonomy	IC values	Bias range
Weak inversion	IC≤0.1	V <sub>GS</sub> ≤V <sub>T</sub> -0.1V
Moderate inversion	0.1≤IC≤10	V <sub>T</sub> -0.1V <v<sub>GS<v<sub>T-0.2V</v<sub></v<sub>
Strong inversion	IC≥10	V <sub>GS</sub> ≥V <sub>T</sub> +0.2V

## 1.2.1 Inversion Coefficient IC

$$IC = \frac{I}{2n\mu C_{ox}' V_{tb}^2 W/L} \tag{1.2}$$

With n=1.5 subthreshold coefficient.


### 1.2.2 Transconductance

$$g_m = \frac{I}{nV_{th}} \frac{2}{1 + \sqrt{1 + 4IC}} \tag{1.3}$$


## 1.3 Cut-off frequency

$$f_t = \frac{g_m}{2\pi (C_{qs} + C_{qd})} \tag{1.4}$$

## 1.4 Saturation conditions



## 1.5 Input and output resistance in MOS circuits



# 1.6 Pelgrom costants

### 1.6.1 For resistors

$$\frac{\Delta R}{R} = \frac{K_{\Delta R/R}}{\sqrt{WL}} \tag{1.5}$$

### 1.6.2 For transistors


Threshold voltage

$$\sigma(\Delta V_t) = \frac{K_{\Delta V_t/V_t}}{\sqrt{WL}} \tag{1.6}$$

Parameter k

$$\sigma(\frac{\Delta k}{k}) = \frac{K_{\Delta V_t/V_t}}{\sqrt{WL}} \tag{1.7}$$

# One stage OTA



# 2.1 Differential gain

$$G_d = g_{m1} r_{0,2} / / r_{0,4} (2.1)$$

## 2.2 Common mode gain

$$G_{CM} = \frac{\varepsilon(r_{0,2}//r_{0,4})}{r_{0,g}}$$
 (2.2)

The variable  $\varepsilon$  has 2 dependance on deterministic and non deterministic effects.

### 2.2.1 Deterministic contributions

### Mirror error

Current read from M3 is a partition, caused by  $r_03$ , of the total current.

$$\varepsilon_{det,mirror} = \frac{1/g_{mM}}{1/g_{mM} + r_{03}} = \frac{1}{1 + 1/g_{mM} \cdot r_{03}} \simeq \frac{1}{1/g_{mM} \cdot r_{03}}$$
(2.3)

Unballace of the stage

The impedence seen from the source of the input generators if the two branches is not the same.

$$\varepsilon_{det,unballace} \simeq \frac{1}{r_{01} \cdot 1/g_{mM}}$$
(2.4)

### 2.2.2 Statistical contributions

### Statistical mismatch of the mirror

Taking  $\Delta g_m = g_{m3} - g_{m4}$ 

$$\varepsilon_{stat,mirror} = \frac{\Delta g_m}{g_m} \tag{2.5}$$

#### Statistical mismatch of the input mos

Taking  $\Delta g_m = g_{m1} - g_{m2}$  and  $g_m = (g_{m1} + g_{m2})/2$ 

$$\varepsilon_{stat,input} = -\frac{\Delta g_m}{g_m} \left(1 + \frac{2r_{0G}}{r_{01}}\right) \tag{2.6}$$

### 2.3 CMRR

$$CMRR = G_d/G_{CM} = \frac{2g_{m1}r_{0g}}{\varepsilon} \tag{2.7}$$

### 2.3.1 Deterministic CMRR

Common mode rejection ratio due to deterministic effect

$$CMRR_{det} \simeq \frac{2g_{m1}r_{0g}}{\frac{1}{1/g_{mM} \cdot r_{03}} + \frac{1}{r_{01} \cdot 1/g_{mM}}}$$
 (2.8)

### 2.3.2 Statistical CMRR

Common mode rejection ratio due to statistical effect with very bit  $r_g$  approaches to

$$CMRR = G_d/G_{CM} = \frac{2g_{m1}r_{0g}}{\varepsilon_{stat}} \to \frac{g_{mM} \cdot r_0 1}{\frac{\Delta g_{m1}}{g_{m1}}}$$
(2.9)

## 2.4 Input voltage offset

Input voltage offset caused due to statistical unbalace of the transistors.

### 2.4.1 Input mismatch

Offset caused by k variations

$$V_{OS}^{in,k} = \frac{V_{ov1}}{2} \cdot \frac{\Delta k}{k} \tag{2.10}$$

Offset caused by  $V_t$  variatons

$$V_{OS}^{in,V_t} = \Delta V_t \tag{2.11}$$

So the total offset due to input transistors is

$$V_{OS}^{in} = \frac{V_{ov1}}{2} \cdot \frac{\Delta k}{k} + \Delta V_t \tag{2.12}$$

### 2.4.2 Mirror mismatch

Offset caused by k variations

$$V_{OS}^{mirror,k} = \frac{V_{ov,g}}{2} \cdot \frac{\Delta k_M}{k_M} \tag{2.13}$$

Offset caused by  $V_t$  variations

$$V_{OS}^{mirror,V_t} = \frac{V_{ov,g}}{V_{ov,m}} \Delta V_{t,M}$$
(2.14)

### 2.4.3 Total offset

$$V_{OV} = \Delta V_{t,in} + \Delta V_{t,M} \cdot \frac{V_{ov,in}}{V_{ov,M}} + \frac{V_{ov,in}}{2} \left[ \left(\frac{\Delta k}{k}\right)_{in} + \left(\frac{\Delta k}{k}\right)_{M} \right]$$
 (2.15)

### 2.5 Dynamics

### 2.5.1 Output voltage swing

$$V_{out}^{min} = V_{CM} - V_{Td} \tag{2.16}$$

$$V_{out}^{max} = V_{dd} - |V_{ov}^{m}| (2.17)$$

### 2.5.2 CM voltage dynamic

$$V_{CM}^{max} = V_{dd} - V_{GSm} + V_{Td} (2.18)$$

$$V_{CM}^{min} = V_{OVg} + V_{GS1} (2.19)$$

### 2.6 Input equivalent noise

Voltage noise:

$$S_v^{in} = \frac{8kT\gamma}{g_{m1}} \left(1 + \frac{g_{mM}}{g_{m1}}\right) = \frac{8kT\gamma}{g_{m1}} \left(1 + \frac{V_{ov,in}}{V_{ov,m}}\right)$$
(2.20)

Current noise:

$$S_i^{in} = kT\gamma (4g_{m,in} + 2g_{m,M} + g_{m,G})(\frac{\omega}{\omega_T})^2$$
 (2.21)


With  $\omega_T = \frac{1}{C_{gs} 1/g_m}$  cut off radial frequency. This noise has a quadratic dependence with frequency.

The voltage noise is dominant over the current one until the crossover frequency

$$f \simeq \frac{f_t}{g_m R_s} \tag{2.22}$$

with  $R_s$  input resistance of the circuit. In practice we will current noise is considered only in RF applications.

# Two stage OTA




# 3.1 Differential gain

$$G_d = G_1 G_2 = g_{m,1}(r_{0,2}//r_{0,4})g_{m,5}(r_{0,5}//r_{0,6})$$
(3.1)

$$G_d = \frac{4V_a^2}{L_{min}^2 V_{ov}^{m5} V_{ov}^{m1}} \left(\frac{L_2 L_4}{L_2 + L_4}\right) \left(\frac{L_5 L_6}{L_5 + L_6}\right)$$
(3.2)

# 3.2 Compensation capacitance



GBWP:

$$GBWP = \frac{g_{m1}}{2\pi C} \tag{3.3}$$

Poles:

$$f_L = \frac{1}{2\pi(R_1C_1 + R_1C_1(1 + g_{m5}R_2) + (C + C_L)R_2)} \simeq \frac{1}{2\pi(R_1C(1 + g_{m5}R_2))}$$
(3.4)

$$f_H = \frac{CR_1 g_{m5} R_2}{2\pi (R_1 C_1 R_2 (C_L + C) + R_2 C_L C R_1)} \simeq \frac{Cg_{m5}}{2\pi (C(C_1 + C_L) + C_1 C_L)}$$
(3.5)

Increasing the compensation capacitance C the low frequency pole decrease while the high frequency pole approaches his asymptotic value

$$f_H \to \frac{g_{m5}}{2\pi(C_1 + C_L)}$$
 (3.6)

To find this poles it's useful to use the time constant method.

To find the first pole we have to compute what resistance is seen by a capacitor while the others are open in order to compute the  $\tau^0$ :

$$\tau_{C_1}^0 = R_1 C_1 \tag{3.7}$$

$$\tau_{C_L}^0 = R_2 C_L \tag{3.8}$$

$$\tau_C^0 = C(R_2 + R_1(1 + g_{m5}R_2)) \tag{3.9}$$

Doing so we get the first pole

$$f_L = \frac{1}{\tau_{C_1}^0 + \tau_{C_L}^0 + \tau_C^0} \tag{3.10}$$

To estimate the second pole, since the 3 capacitors are not indipendent, we may consider the C as a short and doing so we find that  $C_1$  and  $C_2$  are in parallel and they see an impedence of  $1/g_{m5}$  that is the asymptotic value.


Zero:

$$f_z = \frac{g_{m5}}{2\pi C} \tag{3.11}$$

It's a positive zero that add a -90 shift on the phase.

# 3.3 Frequency compensation

### 3.3.1 Nulling resistor



### Zero:

The circuit has still a zero in

$$f_z = \frac{1}{2\pi C(R_n - 1/g_{m5})} \tag{3.12}$$

so depending on the value of  $R_n$  the zero can be negative or at infinite frequency.

### Poles:

We will consider  $R_n \simeq 2/g_{m5} << R_1, R_2$ 

Low frequency pole estimated with time constants

$$f_L = \frac{1}{2\pi(R_1C_1 + R_1C_1(1 + g_{m5}R_2) + (C + C_L)R_2) + R_nC} \simeq \frac{1}{2\pi(R_1C(1 + g_{m5}R_2))}$$
(3.13)

Middle frequency pole estimated considering C a short

$$f_M \simeq \frac{g_{m5}}{2\pi(C_1 + C_L)}$$
 (3.14)


High frequency pole estimated with time constants

$$f_H = \frac{1}{2\pi (C_1//C_L//C)R_n} \tag{3.15}$$


#### GBWP:

$$GBWP = \frac{g_{m1}}{2\pi C} \tag{3.16}$$

Remember: this circut has a bad power supply rejection ration (PSRR) at middle fequency



### 3.3.2 Voltage buffer



Zero:

$$f_z = \frac{1}{2\pi (C/g_{mB})}$$
 [LHP] (3.17)

Poles:

$$f_L \simeq \frac{1}{2\pi C R_1 (1 + g_{m5} R_2)} \tag{3.18}$$

The high frequency poles are complex conjugate with


$$\omega_0 = \sqrt{\frac{g_{m5}g_{mB}}{C_1C_L}} \tag{3.19}$$

$$Q = \sqrt{\frac{g_{m5}C_1}{g_{mB}C_L}} \tag{3.20}$$

**GBWP:** 

$$GBWP = \frac{g_{m1}}{2\pi C} \tag{3.21}$$

### 3.3.3 Ahuja compensation



Zero:

$$f_z = \frac{1}{2\pi (C/g_{mB})}$$
 [LHP] (3.22)

Poles:

$$f_L \simeq \frac{1}{2\pi C R_1(g_{m5}R_2)} \tag{3.23}$$

The high frequency poles are complex conjugate so we get


$$\omega_0 = \sqrt{\frac{g_{m5}g_{mB}}{C_1C_L}} \tag{3.24}$$

$$Q = \sqrt{\frac{g_{m5}C_L}{g_{mB}C_1}} \tag{3.25}$$

GBWP:

$$GBWP = \frac{g_{m1}}{2\pi C} \tag{3.26}$$

Remember the lower the Q factor of the pole pair, the higher the phase shift at the GBWP



### 3.3.4 Simple cascode

No additional current needed and better PSRR.

#### Poles:

Same pole of the Ahuja structure so


$$f_L \simeq \frac{1}{2\pi C R_1(g_{m5}R_2)} \tag{3.27}$$

The high frequency poles are complex conjugate so we get

$$\omega_0 = \sqrt{\frac{g_{m5}g_{mB}}{C_1 C_L}} \tag{3.28}$$

$$Q = \sqrt{\frac{g_{m5}C_L}{g_{mB}C_1}} \tag{3.29}$$

Zeros:



To find the zeros we have to derive the following equation

$$i_5 = \frac{g_{m5}g_{mB}}{sC_1}v_b = sCv_b (3.30)$$


that gives us the 2 zeros one positive and one negative

$$s = \pm \sqrt{\frac{g_{m5}g_{mB}}{CC_L}} \tag{3.31}$$

Taking into account all parassitic terms the 2 zeros are not equal but the positive one is a little bit at lower frequency but provided that  $g_{mB}/C_1 >> g_{m5}/C$  this has a limited impact on the phase margin.

### 3.3.5 Cascoded mirror

To avoid the RHP zero we can use this configuration



The miller effect is retained and we remove the RHP zero.

### 3.4 Slew Rate SR

### 3.4.1 Internal SR

For this we don't have to take into account the load capacitance so

$$SR_{int} = \frac{2I_1}{g_{m1}} (2\pi GBWP) = \frac{2I_1}{C}$$
 (3.32)

### 3.4.2 Power Bandwith

The maximum frequency that can be reached by full swing armonic signals without suffering from slew-rate distortion

$$f_{PBW} = \frac{SR}{2\pi A_{max}} \tag{3.33}$$

where  $A_{max}$  is the maximum value allowed to the voltage dynamics at the output node.

### 3.4.3 External SR


$$SR_{ext} = \frac{I_5}{C + C_L} \tag{3.34}$$

# High gain one stage OTA

## 4.1 Telescopic cascode

## 4.1.1 Gain

Considering all transistors with the same  $r_0$ 



$$G_d = \frac{(g_{m1}r_0)^2}{2} \tag{4.1}$$

If the  $r_0$  are different we get

$$r_{down} = \frac{r_{04} + 2r_{02} + 2g_{m4}r_{04}r_{02}}{2} \simeq \frac{2g_{m4}r_{04}r_{02}}{2} = g_{m4}r_{04}r_{02} \quad (4.2)$$

$$r_{up} = r_{06} + r_{08} + g_{m6}r_{06}r_{08} \simeq g_{m6}r_{06}r_{08} \tag{4.3}$$

so for Norton theorem

$$G_d = g_{m1} \cdot r_{down} / / r_{up} \tag{4.4}$$

### 4.1.2 Dynamics

### Output voltage swing

Upper voltage limited by M6 saturation

$$V_{out}^{max} = V_{dd} - V_{gs8} + V_{ov6} (4.5)$$

Lower voltage limited by M4 saturation

$$V_{out}^{min} = V_B - V_t (4.6)$$

### Input common mode range

Upper voltage limited by saturation of M1-M2

$$V_{CM}^{max} = V_B - V_{gs4} + V_t (4.7)$$


Lower voltage limited by saturation of the tail current generator

$$V_{CM}^{min} = V_{ovG} + V_{gs1} \tag{4.8}$$


The setting of  $V_B$  is quite critical. By decreasing  $V_B$ , the output swing increases, but reducing the common-mode swing.

$$V_B^{max} = V_{dd} - V_{gs7} - V_{ov6} V_B^{min} = V_{ovG} + V_{ov2} + V_{gs3} (4.9)$$

## 4.2 Folded cascode



### 4.2.1 Gain



Using Norton theorem

$$r_{down} = r_{06} + r_{08} + g_{m6}r_{06}r_{08} \simeq g_{m6}r_{06}r_{08}$$

$$(4.10)$$

The upper resistance without taking into account the loop is

$$r_{up}^{no-loop} = r_{04} + r_{0g} / (2r_{02} + g_{m4}r_{04}(r_{0g} / (2r_{02} \simeq g_{m4}r_{04}(r_{0g} / (2r_{02}) \simeq g_{m4}r_{04}(r_{0g} / (2r$$

The  $G_{loop}$  is now

$$G_{loop} = -\frac{r_{0g}}{r_{0g} + 2r_{02}} \tag{4.12}$$

Therefore we have

$$r_{up} \simeq g_{m4} r_{04} (r_{04} / / r_{0g}) \tag{4.13}$$

and a differential gain of

$$G_d = g_{m1}g_{m4} \cdot r_{up} / / r_{down} \simeq \frac{(g_m r_0)^2}{3}$$
 (4.14)

### 4.2.2 Dynamics

### Output voltage swing

Upper voltage limited by the saturation of M4

$$V_{out}^{max} = V_B + V_t (4.15)$$

Lower voltage limited by the voltage drop across the mirror

$$V_{out}^{min} = V_{gs7} + V_{ov6} (4.16)$$

### Input common mode range

Upper limit is the saturation of M1 and M2

$$V_{CM}^{max} = V_B + V_{qs4} + V_t (4.17)$$


Lower limit is the current surce saturation

$$V_{CM}^{min} = V_{ovG} + V_{gs1} (4.18)$$

By increasing the  $V_B$  value both the output swing and the common-mode range increases. The upper limit for  $V_B$  is setted by the saturation of the 2 generators

$$V_B^{max} = V^+ - V_{ovG} - |V_{gs4}| (4.19)$$

To further increase the voltage dynamic is possible to use this topology instead of the mirror-load.



Remember to prevent the degradation of the amplifier time response  $I_G$  must be  $>2I_1$ 

# Output buffers