

1. Synthesis (rise/fall constraints = 275 and 325 respectively):

Max rise/fall time = 275ps Capacitive load = 5pF **Total cell area = 9928.396774um²**

Max rise/fall time = 325ps Capacitive load = 5pF **Total cell area = 8393.414383um²**

<u>Note</u>: Capacitive load = 5pF instead of 10pF because our design utilizes $select_a_hi[15:0]$ and $select_b_hi[15:0]$ along with their complementary signals (i.e. $inv_select_a_hi[15:0]$ and $inv_select_b_hi[15:0]$) as opposed to using inverters to generate these signals in the regbit cell.







```
summaryReport.rpt
                    Tue May 10 13:54:04 2022
# Generated by: Cadence Encounter 14.28-s033_1
                  Linux x86_64 (Host ID linux-32.ews.illinois.edu)
#
  Generated on: Tue May 10 13:54:04 2022
#
# Design: controller
# Command: summaryReport -noHtml -outfile summaryReport.rpt
_____
General Design Information
Design Status: Routed
Design Name: controller
# Instances: 150
# Hard Macros: 0
# Std Cells: 150
   Standard Cells in Netlist
            Cell Type Instance Count Area (um^2)
               and3_1
                                           97.9776
                                 1
                                1 97.9776
59 2890.3392
6 293.9328
6 293.9328
8 653.1840
1 114.3072
5 326.5920
12 783.8208
               inv_1
               inv_2
               inv_4
              invzp_1
               mux2_1
              nand2_1
              nand2_2
                                 3
              nand4_1
                                         244.9440
                                44 2155.5072
              nor2_1
                                4
              nor2_4
                                         457.2288
                                 1
               nor4_1
                                          81.6480
# Pads: 0
# Net: 195
# Special Net: 2
# IO Pins:
   Issued IO Information
   # Unplaced IO Pin 0
   # Floating IO
      _____
      Floating IO
          Floating IO Name
            inv_alu_op[2]
                   c[0]
                    c[1]
   # IO Connected to Non-IO Inst
       IO Connected to Non-IO Inst
                            Non-IO Inst Name
                  IO Name
                                      U406
                   q_en
                                      U408
                   inv_s
                                      U407
                   inv_r
          inv_y_output_sel
                                      U338
             y_output_sel
                                      U337
            inv_alu_op[0]
                                      U333
```

inv_alu_op[1]

alu_op[0]

alu_op[1]

U310

U334

U310

212 02 [2]	U307
alu_op[2]	0307
inv_alu_s[0]	U331
inv_alu_s[1]	U327
alu_s[0]	U330
alu_s[1]	U328
inv_alu_r[0]	U321
inv_alu_r[1]	U325
alu_r[0]	U322
alu_r[1]	U324
inv_q_reg_data[0]	U319
inv_q_reg_data[1]	U315
q_reg_data[0]	U318
q_reg_data[1]	U314
inv_ram_data[0]	drvqshl
inv_ram_data[1]	drvqshr
ram_data[0]	U316
ram_data[1]	U312
	U405
reg_wr	
q3_data	U350
q0_data	U356
_ ~3	drvqshl
q3	
q0	drvqshr
	=
ram3	drvraml
ram0	drvramr
Lalliu	
oe	U309
<pre>y_data[0]</pre>	U354
y_data[1]	U353
y_data[2]	U352
y_data[3]	U351
y_tri[0]	drvy0
y_tri[1]	drvy1
y_tri[2]	drvy2
y_tri[3]	drvy3
Z	U311
Our	11358
ovr	U358
p_lo	U357
p_lo g_lo	U357 U279
p_lo g_lo p[0]	บ357 บ279 บ357
p_lo g_lo p[0]	U357 U279
p_lo g_lo p[0] p[1]	U357 U279 U357 U357
p_lo g_lo p[0] p[1] p[2]	U357 U279 U357 U357 U357
p_lo g_lo p[0] p[1] p[2]	U357 U279 U357 U357 U357
p_lo g_lo p[0] p[1] p[2] p[3]	U357 U279 U357 U357 U357 U357
p_lo g_lo p[0] p[1] p[2]	U357 U279 U357 U357 U357
p_lo g_lo p[0] p[1] p[2] p[3] c[2]	U357 U279 U357 U357 U357 U357 U357
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3]	U357 U279 U357 U357 U357 U357 U358 U279
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3]	U357 U279 U357 U357 U357 U357 U357
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0]	U357 U279 U357 U357 U357 U357 U358 U279
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3]	U357 U279 U357 U357 U357 U357 U358 U279
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0]	U357 U279 U357 U357 U357 U357 U358 U279 U311
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1]	U357 U279 U357 U357 U357 U357 U358 U279 U311
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0]	U357 U279 U357 U357 U357 U357 U358 U279 U311
p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2]	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311 U311
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1]</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1] inv_select_b_hi[2]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311 U311
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1] inv_select_b_hi[2]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1] inv_select_b_hi[2] inv_select_b_hi[3]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1] inv_select_b_hi[2]</pre>	U357 U279 U357 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394
<pre>p_lo g_lo p[0] p[1] p[2] p[3] c[2] c[3] f[0] f[1] f[2] f[3] inv_select_b_hi[0] inv_select_b_hi[1] inv_select_b_hi[2] inv_select_b_hi[3] inv_select_b_hi[4]</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367
<pre>p_lo</pre>	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367 U360
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367 U360 U382
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367 U360 U382
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367 U360 U382
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U367 U360 U382 U384
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U367 U360 U382 U384 U368
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U367 U360 U382 U384 U368
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U367 U360 U382 U384 U368 U364 U395
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U367 U360 U382 U384 U368
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U382 U384 U367 U368 U364 U395 U397
p_lo	U357 U279 U357 U357 U357 U358 U279 U311 U311 U311 U311 U348 U392 U394 U376 U359 U380 U280 U380 U280 U367 U360 U382 U384 U368 U364 U395

i[5]

i[6]

U310

U314

3

```
Tue May 10 13:54:04 2022
summaryReport.rpt
                    i[7]
                                        U275
                                        U276 137 140
                     i[8]
# Pins:
   _____
   Correctness of Pin Connectivity for All Instances
   _____
   # Floating Terms 0
   # Output Term Marked Tie Hi/Lo 0
   # Output Term Shorted to PG Net 0 389
# PG Pins:
   Correctness of PG Pin Connectivity for All Instances
   _____
   # Instances that No Net Defined for Any PG Pin
       -----
       The Instances that No Net Defined for any PG Pin
             Instance Name
                    U408
                     U407
                     U406
                     U405
                     U404
                     U403
                     U402
                     U401
                     U400
                     U399
                     U398
                     U397
                     U396
                     U395
                     U394
                     U393
                     U392
                     U391
                     U390
                     U389
                     U388
                     U387
                     U386
                     U385
                     U384
                     U383
                     U382
                     U381
                     U380
                     U379
                     U378
                     U377
                     U376
                     U375
                     U374
                     U373
                     U372
                     U371
                     U370
                     U369
                     U368
                     U367
                     U366
```

U365 U364

```
summaryReport.rpt
                         Tue May 10 13:54:04 2022
                         U363
                         U362
                         U361
                         U360
                         U359
                         U358
                         U357
                         U356
                         U355
                         U354
                         U353
                         U352
                         U351
                         U350
                         U349
                         U348
                         U347
                         U346
                         U345
                         U344
                         U343
                         U342
                         U341
                         U340
                         U339
                         U338
                         U337
                         U336
                         U335
                         U334
                         U333
                         U332
                         U331
                         U330
                         U329
                         U328
                         U327
                         U326
                         U325
                         U324
                         U323
                         U322
                         U321
                         U320
                         U319
                         U318
                         U317
                         U316
                         U315
                         U314
                         U313
                         U312
                         U311
                         U310
                         U309
                         U308
                         U307
                         U306
                         U305
                         U304
```

U303 U302 U301 5

```
Tue May 10 13:54:04 2022
summaryReport.rpt
                     U300
                     U299
                     U298
                     U297
                     U296
                     U295
                     U294
                     U293
                     U292
                     U291
                     U290
                     U289
                     U288
                     U287
                     U286
                     U285
                     U284
                     U283
                     U282
                     U281
                     U280
                     U279
                     U278
                     U277
                     U276
                     U275
                     U274
                     U273
                     U272
                     U271
                     U270
                     U269
                     U268
                     U267
                    drvy3
                    drvy2
                    drvy1
                    drvy0
                  drvraml
                  drvramr
                  drvqshl
                  drvqshr 150
   # Floating PG Terms 0
   # PG Pins Connect to Non-PG Net 0
   # Power Pins Connect Ground Net 0
   # Ground Pins Connect Power Net 0 300
Average Pins Per Net(Signal): 1.995
_____
General Library Information
_____
# Routing Layers: 5
# Masterslice Layers: 12
# Pin Layers:
   General Caution:
       1) Library have metal1, metal2, metal3, metal4 and metal5 pins, you should setP
reRouteAsObs {1 2 3}
                                              to ensure these pins are accessibl
e after placement
   _____
   Pin Layers
   _____
```

metal5

```
summaryReport.rpt
                    Tue May 10 13:54:04 2022
   metal4
   metal3
   metal2
   metal1 5
# Layers:
   _____
   Layer metal5 Information
   ______
   Type Routing
   Wire Pitch X 2.160 um
   Wire Pitch Y 2.160 um
   Wire Width 0.480 um
   Spacing 0.480 um
   _____
   Layer via4 Information
   Type Cut
   Vias
      Via list in layer via4
            Vias in via4 Default
                  M5_M4 Yes For complete list click here
   Multiple Orientation Vias CAUTION: There is only one default via in this layer
   -----
   Layer metal4 Information
   _____
   Type Routing
   Wire Pitch X 1.080 um
   Wire Pitch Y 1.080 um
   Wire Width 0.360 um
   Spacing 0.480 um
   _____
   Layer via3 Information
   Type Cut
   Vias
      Via list in layer via3
             Vias in via3 Default
                M4_M3 Yes For complete list click here
   Multiple Orientation Vias CAUTION: There is only one default via in this layer
   Layer metal3 Information
   Type Routing
   Wire Pitch X 1.080 um
   Wire Pitch Y 1.080 um
   Wire Width 0.360 um
   Spacing 0.480 um
   Layer via2 Information
   Type Cut
   Vias
        -----
      Via list in layer via2
             Vias in via2 Default
                 M3_M2 Yes For complete list click here
   Multiple Orientation Vias CAUTION: There is only one default via in this layer
```

Type Masterslice

```
Layer metal2 Information
Type Routing
Wire Pitch X 1.080 \text{ um}
Wire Pitch Y 1.080 um
Wire Width 0.360 um
Spacing 0.480 um
______
Layer via Information
Type Cut
Vias
   Via list in layer via
           Vias in via Default
               M2_M1 Yes For complete list click here
Multiple Orientation Vias CAUTION: There is only one default via in this layer
Layer metall Information
Type Routing
Wire Pitch X 1.080 um
Wire Pitch Y 1.080 um
Wire Width 0.360 um
Spacing 0.360 um
Layer cc Information
Type Cut
Vias
    _____
   Via list in layer cc
           Vias in cc Default
              M1_POLY
                         No
                 NTAP
                         No
                 M1_N
                      No For complete list click here
                 M1_P
Layer nodrc Information
Type Masterslice
Layer metalcap Information
Type Masterslice
Layer cap_id Information
______
Type Masterslice
Layer res_id Information
_____
Type Masterslice
_____
Layer text Information
Type Masterslice
Layer sblock Information
```

```
Layer pad Information
   _____
   Type Masterslice
   Layer glass Information
   _____
   Type Masterslice
   _____
   Layer poly Information
   Type Masterslice
   _____
   Layer pactive Information
   _____
   Type Masterslice
   Layer nactive Information
   _____
   Type Masterslice
   Layer nwell Information
   Type Masterslice 22
# Pins without Physical Port: 0
# Pins in Library without Timing Lib:
   _____
   Pins in Library without timing lib
            Cell Name List of Pin Name
              ABnorC
                                   ip1
              ABnorC
                                    ip2
              ABnorC
                                    ip3
              ABnorC
                                    op
               ABorC
                                    ip1
               ABorC
                                    ip2
               ABorC
                                   ip3
               ABorC
                                    op
         ab_or_c_or_d
                                   ip1
                                   ip2
         ab_or_c_or_d
         ab_or_c_or_d
                                   ip3
         ab_or_c_or_d
                                   ip4
         ab_or_c_or_d
                                    op
                                   ip1
              and2_1
               and2_1
                                   ip2
               and2_1
                                    op
               and2_2
                                   ip1
               and2_2
                                   ip2
               and2_2
                                    op
               and2_4
                                   ip1
               and2_4
                                   ip2
               and2_4
                                    op
               and3_1
                                   ip1
               and3_1
                                   ip2
               and3_1
                                   ip3
               and3_1
                                    op
               and3_2
                                   ip1
               and3_2
                                   ip2
               and3_2
                                   ip3
               and3_2
                                    op
               and3_4
                                   ip1
               and3_4
                                   ip2
               and3_4
                                    ip3
```

op ip1 ip2 ip3 ip4 op ip1 ip2 ip3 ip4 op ip1 ip2 ip3 ip4 op ip op ip op ip op

С

ip

op ip op ip op ip op ck ip q qb sb ck ip q ck ip q ck ip q ck ip q rb ck ip q rb ck ip q rb ck ip q rb s ck

_	Tue	Hay	-0	13.34
and3_4				
-				
and4_1				
and4_1				
and4 1				
and4_1 and4_1				
anu4_1				
and4_1				
and4_2				
and4_2				
and4_2				
and4_2				
and4_2				
and4_4				
_				
and4_4				
and4_4				
and4_4				
ana1_1				
and4_4 buf_1				
buf_1				
buf_1				
buf_2				
buf_2				
buf_4				
buf_4				
bufzp_2				
Durzp_2				
bufzp_2				
bufzp_2				
cd_12				
cd_12				
cd_16				
cd_16 cd_16				
cd_8				
cd_8				
dksp_1				
aksp_1				
dksp_1				
dp_1				
dp_1				
dp_1				
dp_2				
dp_2				
dp_2				
dp_4				
dp_4				
dp_4				
drp_1				
drp_1				
drp_1				
drp_1				
drp_2				
drp_2				
urp_z				
drp_2				
drp_2				
drp_4				
drp_4				
drp_4				
drp_4				
drsp_1				
drsp_1				
drsp_1				
drsp_1				
drsp_1				
drsp_2				

ip

_		_
	dran 2	
	drsp_2	
	drsp_2	
	drsp_2	
	drsp_2	
	drsp_4	
	drsp_4	
	drsp_4	
	drsp_4	
	drsp_4	
	dtrsp_2	
	dtrsp_2	
	dtrsp_2	
	dtrsp_2	
	dtrsp_2	
	dtrsp_2	
	-1	
	dtrsp_2	
f11	lladder	
fu	lladder	
	lladder	
f۱۱	lladder	
fu	lladder	
	inv_1	
	inv_1	
	inv_2	
	inv_2	
	inv_4	
	inv_4	
	invzp_1	
	invzp_1	
	invzp_1	
	invzp_2	
	invzp_2	
	invzp_2	
	invzp_4	
	_	
	invzp_4	
	invzp_4	
	111 v Z P _ 4	
	jkrp_2	
	-1	
	jkrp_2	
	jkrp_2	
	jkrp_2	
	jkrp_2	
	jkrp_2	
	ے_لا ۔۔، ر	
	lp 1	
	lp_1 lp_1	
	τb [_] T	
	lp_1	
	lp_2	
	lp_2	
	lp_2	
	lrp_1	
	lrp_1	
	lrp_1	
	lrp_1	
	lrp_2	
	lrp_2	
	lrp_2	
	1 ~~ ^	
	lrp_2	
	lrp_4	
	P—4	
	lrp_4	
	lrp_4	
	lrp_4	
	11P_4	
	lrsp_1	
	~	
	lrsp_1	
	lrsp_1	
	TT9hTI	

q rb S ck ip q rb s ck ip q rb s sip sm а b ci СО s ip op ip op ip op С ip op С ip op С ip op ck j k q qb rb ck ip q ck ip q ck ip q rb ck ip q rb ck ip q rb ck ip q

lrsp_1	rb
lrsp_1	s
	ck
lrsp_2	
lrsp_2	ip
lrsp_2	q
lrsp_2	rb
lrsp_2	S
lrsp_4	ck
lrsp_4	ip
lrsp_4	ď
lrsp_4	rb
lrsp_4	s
mux2_1	
	ip1
mux2_1	ip2
$mux2_1$	op
 mux2_1	S
mux2_2	ip1
mux2_2	ip2
mux2_2	op
	-
mux2_2	S
mux2_4	ip1
mux2_4	ip2
mux2_4	
	op
mux2_4	S
mux3_2	ip1
mux3_2	
	ip2
mux3_2	ip3
mux3_2	op
 mux3_2	sO
_	
mux3_2	s1
mux4_2	ip1
$mux4_2$	ip2
_	
mux4_2	ip3
mux4_2	ip4
mux4_2	op
mux4_2	s0
_	
mux4_2	s1
nand2_1	ip1
nand2_1	ip2
nand2_1	op
nand2_2	ip1
nand2_2	ip2
nand2 2	
-	op
nand2_4	ip1
nand2_4	ip2
nand2_4	op
-	
nand3_1	ip1
nand3_1	ip2
nand3_1	ip3
nand3_1	
_	op
nand3_2	ip1
nand3_2	ip2
nand3_2	ip3
_	
nand3_2	op
nand3_4	ip1
nand3_4	ip2
nand3_4	
_	ip3
nand3_4	op
nand4_1	ip1
nand4_1	ip2
nand4_1	ip3
nand4_1	ip4
nand4_1	op
- -	OP.

nand4 2	in1
nand4_2 nand4_2	ip1
nand4_2	ip2
nand4_2	ip3
nand4_2	ip4
nand4_4	op
	ip1
nand4_4	ip2
nand4_4	ip3
nand4_4	ip4
nand4_4 nor2_1	op
nor2_1	ip1
nor2_1	ip2
nor2_2	op ip1
nor2_2	ip2
nor2_2	op
nor2_4	ip1
nor2_4	ip2
nor2_4	op
nor3_1	ip1
nor3_1	ip2
nor3_1	ip3
nor3_1	op
nor3_2	ip1
nor3_2	ip2
nor3_2	ip3
nor3_2	ор
nor3_4	ip1
nor3_4	ip2
nor3_4	ip3
nor3_4	ор
nor4_1	ip1
nor4_1	ip2
nor4_1	ip3
nor4_1	ip4
nor4 1	op
nor4_2	ip1
nor4_2	ip2
nor4_2	ip3
	ip4
nor4_2	op
nor4_4	ip1
nor4_4	ip2
nor4_4	ip3
nor4_4	ip4
nor4_4	op
not_ab_or_c_or_d	ip1
not_ab_or_c_or_d	ip2
not_ab_or_c_or_d	ip3
not_ab_or_c_or_d	ip4
not_ab_or_c_or_d	op
or2_1	ip1
or2_1	ip2
or2_1	op
or2_2	ip1
or2_2	ip2
or2_2	op
or2_4	ip1
or2_4	ip2
or2_4	op
or3_1	ip1
or3_1	ip2
or3_1	ip3

```
or3_1
                                           op
                  or3_2
                                          ip1
                  or3_2
                                          ip2
                  or3_2
                                          ip3
                  or3_2
                                           op
                  or3_4
                                          ip1
                                          ip2
                  or3_4
                  or3_4
                                          ip3
                  or3_4
                                           op
                  or4_1
                                          ip1
                  or4_1
                                          ip2
                  or4_1
                                          ip3
                  or4_1
                                          ip4
                  or4_1
                                           op
                  or4_2
                                          ip1
                  or4_2
                                          ip2
                  or4_2
                                          ip3
                  or4_2
                                          ip4
                  or4_2
                                           op
                  or4_4
                                          ip1
                  or4_4
                                          ip2
                  or4_4
                                          ip3
                  or4_4
                                          ip4
                  or4_4
                                           op
                xnor2_1
                                          ip1
                xnor2_1
                                          ip2
                xnor2_1
                                           op
                xnor2_2
                                          ip1
                xnor2_2
                                          ip2
                xnor2_2
                                           op
                 xor2_1
                                          ip1
                 xor2_1
                                          ip2
                 xor2_1
                                           op
                 xor2_2
                                          ip1
                 xor2_2
                                          ip2
                 xor2_2
                                           op
                 padgnd
                                          pad
         padbidirhe_025
                                           di
         padbidirhe_025
                                          dib
         padbidirhe_025
                                           do
         padbidirhe_025
                                          oeb
         padbidirhe_025
                                          pad
                 padinc
                                           di
                 padinc
                                          dib
                 padinc
                                          pad
                  padio
                                         data
                  padio
                                          pad
                 padout
                                          di
                                          dib
                 padout
                 padout
                                          do
                 padout
                                          pad
                                         pad
                 padvdd
                                          pad 338
           padnoconnect
# Pins Missing Direction: 0
Antenna Summary Report:
   General Caution:
       1) All Antenna Constructs are absent for the layer section of LEF.
       2) All Antenna Constructs are absent for the macro section of LEF. For more info
rmation click here
# Cells Missing LEF Info: 0
# Cells with Dimension Errors: 0
_____
```

Tue May 10 13:54:04 2022

14

summaryReport.rpt

```
Netlist Information
# HFO (>200) Nets: 0
# No-driven Nets: 7
   General Caution:
      1) TODO
   No-driven Nets
   i_0
   i_1
   i_2
   i_4
   inv_alu_op[2]
   i[3]
   i[5]
# Multi-driven Nets: 0
# Assign Statements: 6
   General Caution:
       1) The assignment statements can impact CTS and IPO.
       2) You can use "setDoAssign" properly to slove the problem.
   Verilog File Name: controller_synth.v
   Module Name: controller
   alu_op[1] = i[5]
   alu_op[2] = i[3]
   i_0 = i[0]
   i_1 = i[1]
   i_2 = i[2]
   i_4 = i[4]
Is Design Uniquified: YES
# Pins in Netlist without timing lib:
   ______
   Pins in Netlist without timing lib
   _____
   Cell Name List of Pin Name
   and3_1 ip1
   and3_1 ip2
   and3_1 ip3
and3_1 op
   inv_1 ip inv_1 op
   inv_2 ip
   inv_2 op
   inv_4 ip
   inv_4 op
   invzp_1 c
   invzp_1 ip
   invzp_1 op
   mux2_1 ip1
   mux2_1 ip2
   mux2_1 op
   mux2_1 s
   nand2_1 ip1
   nand2_1 ip2
   nand2_1 op
   nand2_2 ip1
   nand2_2 ip2
   nand2_2 op
   nand4_1 ip1
   nand4_1 ip2
   nand4_1 ip3
   nand4_1 ip4
nand4_1 op
   nor2_1 ip1
```

```
Tue May 10 13:54:04 2022
summaryReport.rpt
                                                   16
   nor2_1 ip2
   nor2_1 op
   nor2_4 ip1
   nor2_4 ip2
   nor2_4 op
   nor4_1 ip1
   nor4_1 ip2
   nor4_1 ip3
   nor4_1 ip4
   nor4_1 op 39
_____
: Internal External
No of Nets: 184
                      342
No of Connections:
Total Net Length (X): 3.2780e+03 0.0000e+00
Total Net Length (Y): 3.5082e+03 0.0000e+00
Total Net Length: 6.7862e+03 0.0000e+00
_____
Timing Information
# Clocks in design: 0
# Generated clocks: 0
# "dont_use" cells from .libs: 0
# "dont_touch" cells from .libs: 0
# Cells in .lib with max_tran: 0
# Cells in .lib with max_cap: 0
# Cells in .lib with max_fanout: 0
SDC max_cap: N/A
SDC max_tran: N/A
SDC max_fanout: N/A
Default Ext. Scale Factor: 1.000
Detail Ext. Scale Factor: 1.000
_____
Floorplan/Placement Information
_____
Total area of Standard cells: 8393.414 um^2
Total area of Standard cells (Subtracting Physical Cells): 8393.414 um^2
Total area of Macros: 0.000 um^2
Total area of Blockages: 0.000 um^2
Total area of Pad cells: 0.000 um^2
Total area of Core: 10336.637 um^2
Total area of Chip: 10336.637 um^2
Effective Utilization: 8.5240e-01
Number of Cell Rows: 3
% Pure Gate Density #1 (Subtracting BLOCKAGES): 81.201%
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 81.201%
% Pure Gate Density #3 (Subtracting MACROS): 81.201%
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 81.201%
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 81.201%
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 81.201%
% Core Density (Counting Std Cells and MACROs): 81.201%
% Core Density #2(Subtracting Physical Cells): 81.201%
% Chip Density (Counting Std Cells and MACROs and IOs): 81.201%
% Chip Density #2(Subtracting Physical Cells): 81.201%
# Macros within 5 sites of IO pad: No
Macro halo defined?: No
```

Wire Length Distribution

Total metall wire length: 358.5600 um Total metal2 wire length: 1709.8200 um Total metal3 wire length: 2439.8400 um Total metal4 wire length: 1786.5600 um Total metal5 wire length: 658.5000 um Total wire length: 6953.2800 um Average wire length/net: 35.6578 um Area of Power Net Distribution:


Area of Power Net Distribution

Layer Name Area of Power Net Routable Area Percentage

metall 902.4048 10336.6368 8.7302% metal2 146.9664 10336.6368 1.4218% metal3 0.0000 10331.9420 0.0000%

metal4 0.0000 10336.6368 0.0000%

 ${\tt metal5}$ 0.0000 10336.6368 0.0000% For more information click here



Total Layout Area for 'am2901' = 228.72 [um] * 132 [um] = 30,191.04 [um²]