



	C0	C1	C2	C3	
A0	8/3	8/5	8/6	8/7	Pins Connected By Each Button
A1	1/3	1/5	1/6	1/7	
A2	2/3	2/5	2/6	2/7	
A3	4/3	4/5	4/6	4/7	

Pins 1 2 3 4 5 6 7 8  
A1 A2 C0 A3 C1 C2 C3 A0

FPGA Output	time								
T <sub>1</sub>	0	---	---	---	---	---	---	---	---
T <sub>2</sub>	1	---	---	0	---	---	---	---	---
T <sub>3</sub>	1	---	---	---	---	0	---	---	---
T <sub>4</sub>	1	---	---	---	---	---	---	0	---

FPGA Inputs





$\text{sense} = 4'b0$  if 0 or 2+ inputs  
 $\text{sense} = 4'b\#$ , with input on R0 =  $\text{sense}[0]$   
 $R1 = \text{sense}[1]$   
 $R2 = \text{sense}[2]$   
 $R3 = \text{sense}[3]$

