

ECE441/543 Lab 1 Report:

Design and Performance of Adder Logic

1st Liu CheukKi
V00937822

Dept. of Electrical of Computer Engineering
University of Victoria
cheukkiliu@uvic.ca

2nd Hou dengyao
V00973596

Dept. of Electrical and Computer Engineering
University of Victoria
dengyaohou@uvic.ca

Abstract—

In this lab, students use the VHDL source files and Constraint files to design and perform adder logic.

Keywords—

Hierarchical Design of a Full Adder (FA), Ripple Carry Adder, (RCA), Carry Look-ahead (CLA) addition, Parallel Prefix Adder (Kogge-Stone Adder (KSA)), Look-up Tables (LUT), synthesis schematic, RTL schematic

I. INTRODUCTION

In this experiment, we demonstrate and evaluate several adder structures by using the Digilent NEXYS A7 FPGA board and Vivado. And understand their fundamental design and operation and how adder performance can be improved with a variety of advanced logical structures.

II. IN-LAB STEPS

A. Step 1 - Hierarchical Design of a Full Adder (FA)

Include truth table and logic equation for COUT_OBUF_inst_i_1 LUT and verify the logic it implements.

Comment on COUT_OBUF_inst_i_1 LUT 's logic.

The logic equation for COUT_OBUF_inst_i_1 LUT is
$$Cout = XY + (X \text{ (xor) } Y)Cin$$

Assume X is 1, Y is 0, and Cin is 1.
Cout equals 1
When X is 0, Y is 0 and Cin is 1
Cout equals 0
Which means the Truth table is correct.



From the oscilloscope, the delay between Cin and Cout is 15.3ns




Fig. 1. COUT_OBUF_inst_i_1 LUT

B. Step 2 – 4-bit Ripple Carry Adder (RCA)

Complete the following table as you test your circuit

TABLE I.

A_3-A_0	B_3-B_0	C_{in}	S_3-S_0	C_{out}
0000	0101	0	0101	0
0000	0101	1	0110	0
0111	1000	0	1111	0
0111	1000	1	0000	1
1111	1111	0	1110	1

[illegible]

2-bit RCA S1 LUT

Equations for 2-bit RCA S1 LUT:

$$\begin{aligned} & O=I_0 \& I_1 \& I_3 \& I_4 + I_0 \& I_2 \& I_3 \& I_4 + I_1 \& I_2 \& I_3 \\ & \& I_4 + I_1 \& I_2 \& I_3 \& I_4 + I_0 \& I_2 \& I_3 \& I_4 + I_0 \\ & \& I_1 \& I_3 \& I_4 + I_1 \& I_2 \& I_3 \& I_4 + I_0 \& I_2 \& I_3 \& \\ & I_4 + I_0 \& I_1 \& I_3 \& I_4 + I_0 \& I_1 \& I_3 \& I_4 + I_0 \& I_2 \& I_3 \\ & \& I_4 + I_1 \& I_2 \& I_3 \& I_4 \end{aligned}$$

I4	I3	I2	I1	I0	O=I0 & I1 & I3 + I1 & I3 & I4 + I1 & I2 & I3 + I0 & I1 & I13 & I4 + I0 & I2 & I3 + I0 & I2 & I13 & I4 + I1 & I2 & I13 & I4 + I1 & I2 & I13 & I4
0	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	1
1	0	1	0	0	0
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0	1
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

2-bit RCA Cout LUT




Fig. 2. Screen shots of the truth tables for LUTs (and the corresponding logic equations)

Show that the Vivado® generated truth tables for the 2-bit RCA match the truth table for a 2-bit adder.

From the oscilloscope, the delay between Cin and Cout is 15.8ns

I2	I1	I0	O=I0 & !I1 & !I2 + !I0 & I1 & !I2 + !I0 & !I1 & I2 + I0 & I1 & I2
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

2-bit RCA S0 LUT




D. Step 4 – Carry-Lookahead (CLA) addition



From the oscilloscope, the delay between Cin and Cout is 16.7ns


E. Step 5 – Parallel Prefix Adder (Kogge-Stone Adder)



From the oscilloscope, the delay between Cin and Cout is 16.4ns

III. QUESTIONS

A. Show how the 4-bit RCA could be modified to operate as an adder/subtractor (implementation not required).



From the graph above, when $M = 1$, it is a subtractor, when $M = 0$, it is an adder. The reason is the XOR gates (together with M) implement the 2's complement of B.

B. What is the measured propagation delay from the carry input to the carry output using: $1110 + 0001$ with $C_{in} = 0$, 1 for each adder structure in Steps 1 – 5 of this lab. Complete the following table using your DSO measurements in the lab and comment on the results.

TABLE II.


	Adder Structure	Delay from C_{in} to C_{out}
Step 1	Single bit FA	15.3ns
Step 2	RCA(n=4)	16.6ns
Step 3	RCA(n=2)	15.8ns
Step 5	CLA(n=4)	16.7ns
Step 5	KSA(n=4)	16.4ns

From the table above, there are no changes for the time delay with different adders. The reason is the Digilent NEXYS A7 FPGA board and Vivado design suite will optimize all designs and give the fastest performance from the board.

C. Show and explain the LUT contents programmed in the FPGA for Step 3 and compare to the truth table for the 2-bit RCA given in Step 3.


The truth table generated from Vivado is the same as the truth tables for the 2-bit adder. It looks different from the lab manual because of the representation difference which shows in the cell properties.

D. Compare the IMPLEMENTATION schematics generated from Vivado® for each of the 4-bit RCA, CLA, and KSA structures. Explain.



From the implementation schematic diagram, CLA needs 8 boxes to form a result, KSA needs 7 boxes to form a result, and RCA needs 6 boxes to form a result. The reason is that CLA needs to combine Group Generate and Group Propagate, which requires more processes to get the result. KSA uses the dot operator to generate the result, while RCA just forms the result and passes the carry to the next full adder. Overall, the number of implementation boxes is based on the adder structure.

E. Briefly comment on the fundamental advantage of the Brent-Kung adder compared to that of the Kogge-Stone. No implementation is required.



8-bit BKA

8-bit KSA

The diagram shows that BKA takes fewer modules to implement, so the BKS structure is more simple than KSA.

IV. PROGRAMMING ASSIGNMENT

Generalize the VHDL code given for the 4-bit RCA to build an n-bit RCA adder using the VHDL GENERIC and GENERATE statements. Test your design on the NEXYS A7 FPGA board with switches and LEDs for n=8. Show the RTL and SYNTHESIS schematics for n=8 and n=16. Include your code listing in this Lab Report.

Include comments (including a header section) to receive full marks for this part!

```

1
2  -- Author: <Cheuk Ki Liu><V00937822>
3  -- <Dengyao Hou><V00973596>
4  -- Contact info: <cheukiliu@uvic.ca>
5  -- <dengyaohou@uvic.ca>
6  -- Acknowledgements: this code is based in part on website
7  -- https://www.ece.uvic.ca/~capson/ece441/
8
9  -- Module Name: n bit adder
10
11 -- Description: LAB 1 PROGRAMMING ASSIGNMENT
12
13 -- Course: ECE 441/ ECE543
14 -- Department of Electrical and Computer Engineering
15 -- University of Victoria
16
17 -- Date: May 31, 2023
18
19 -- Notes: 3 input (a and b binary vector, Cin carry bit)
20 --        2 output (s: sum, Cout: carry out (next bit carry in bit))
21
22
23 library IEEE;
24 use IEEE.std_logic_1164.all;
25
26 entity Adder8bits is
27 generic(
28     n_bit : integer := 8  --if n = 16 change 8 to 16
29 );
30 port (
31     A,B : in std_logic_vector (n_bit - 1 downto 0);
32     S : out std_logic_vector (n_bit - 1 downto 0);
33     Cin : in std_logic;
34     Cout : out std_logic
35 );
36 end Adder8bits;
37
38 architecture RCA of Adder8bits is
39
40 component FullAdder is
41     port (
42         x : in STD_LOGIC;
43         y : in STD_LOGIC;
44         Cin : in STD_LOGIC;
45         sum : out STD_LOGIC;
46         Cout : out STD_LOGIC
47     );
48 end component;
49
50
51 signal temp: std_logic_vector (8 downto 0); -- 8 bit cahnge it to 17 when n = 16
52 begin
53     temp(0) <= Cin;
54
55     adder: for i in 0 to 7 generate --8bit if 16 bit change 7 to 15
56
57         FA: FullAdder port map(x => A(i), y => B(i) , Cin => temp(i), sum => S(i), Cout => temp(i+1));
58
59     end generate adder;
60
61     Cout <= temp(7);
62 end architecture RCA;
63

```

Listing 1: Code listing for n-bit RCA




Fig. 3. RTL schematics for n=8




Fig. 4. SYNTHESIS schematics for n=8




Fig. 5. RTL schematics for n=16




Fig. 6. SYNTHESIS schematics for n=16

V. CONCLUSIONS

Summary of the lab and results.

In lab 1, Ripple Carry Adder, (RCA), Carry Look-ahead (CLA) addition, Parallel Prefix Adder (Kogge-Stone Adder (KSA)) are built successfully by using Vivado with VHDL source files (vhd) and Constraints files (xdc). Although the result generated from different kinds of adders is the same, the structures are different. The delay from Cin to Cout is similar due to optimized on Vivado.

REFERENCES

1. Dr. Capson "Lab#1 Design and Performance of Adder Logic" May 23, 2023
2. Dr. Capson "ECE441 / ECE543 Design of Digital and VLSI" Online: <https://www.ece.uvic.ca/~capson/ece441/> 2023