




CMPE12 HW2

1. 5-input ^{and} gate w/ 2-input ^{and} gates.



2. $2^5 = 32$ output lines
3. 1 output line and 4 select lines for the 16-input MUX
4. $\lceil 14 / 4 \rceil = 4$ nibbles of storage



- 6 Memory is stored at a specific address; the number of bits of information stored at each location as its addressability.

7	A	B	C	Y
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	0
	1	0	0	0
	1	0	1	0
	1	1	0	0
	1	1	1	0


8	A	B	C	Y
	0	0	0	1
	0	0	1	1
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	1

DNF

$$\neg A \neg B \neg C + \neg A \neg B C + \neg A B \neg C + A \neg B \neg C + A B \neg C + A B C$$

$$\neg A \neg B (T) + A \neg B \neg C + A B (T) \quad \checkmark$$

$$\neg A \neg C (T)$$



9 a. $39 - 22 : 00100111 - 00010110 \Rightarrow 00010011$

39: $32 + 4 + 2 + 1$

22: $16 + 4 + 2$

$- 00010110$

$00010001 : 17$

b. $25 - 14 : 00011001 - 00001110 \Rightarrow 00011001$

25: $16 + 8 + 1$

14: $8 + 4 + 2$

$- 00001110$

$00011011 : 11$

c. $39 - 12 : 00100111$

$32 + 4 + 2 + 1 - 00001000$

8 + 1

$00011011 = 27$

d. $18 - 11 : 00011001$

$16 + 2 - 00001011$

8 + 2 + 1

$00001111 = 7$

e. $30 - 26 : 00011110$

$16 + 8 + 4 + 2 - 00011010$

$16 + 8 + 2$

$00001000 = 4$