

DVLSI PROJECT 2


28.03.2022


Jacob V Sanoj PES1UG20EC083

Content


- Inverter
- NAND Gate
- OR Gate
- XOR Gate
- 3 Input OR Gate
- 3 Input XOR Gate
- Full Adder
- Adder and Subtractor

Inverter







Test Bench




NAND Gate








Test Bench




OR Gate










XOR Gate










3-Input OR Gate










3-Input XOR Gate









Full Adder







4-bit Adder

