

DIGITAL VLSI DESIGN

Annapurna K YElectronics and Communication Engineering




DIGITAL VLSI DESIGN

Unit 2: Fabrication of MOSFETs & Circuit Design Process

Annapurna K Y


Electronics and Communication Engineering

Layout Rules of a Minimum-Size MOSFET






Layout Rules of a Minimum-Size MOSFET






Layout Rules of a Minimum-Size MOSFET






Complete mask layout of the CMOS inverter.







Two sample layouts of CMOS inverter circuits (for p-type substrate)







Layout of the CMOS 2 input NAND and NOR gate





■ Contact	
	Active area
	Polysilicon
	Metal



THANK YOU

Annapurna K Y

Electronics & Communication Engineering

annapurnaky@pes.edu