
calculation of delay:-

Equivalent CM05 circuit during high-lo-low Output bransition



→ W.K.T

current and Vtg are related in capacités

is given ly

$$i = c \frac{dv}{dt}$$

→ In a cMos invulus

- In a high to low transition Vin = VOH : i_{D,P} = 0 Cload dvout = -ion dt = - Cload 1 in d'out 199 Your 1 V50-1. Salmation Yus > Vgs - Yan

$$\rightarrow$$
 From to to t_1 nimos is operating in Saluration region
$$I_{0,n} = \frac{Kn}{2} \left(v_{in} - v_{tn} \right)^2$$

$$I_{D,n} = \frac{Kn}{2} \left(V_{in} - V_{tn} \right)$$

$$= \frac{Kn}{2} \left[V_{OH} - V_{tn} \right]^{2}$$

$$t = t^{1} \qquad V_{0} = V_{OH} - V_{Tn}$$

$$\int dt = C_{ind} \left(\frac{1}{I_{Dn}} \right) dV_{Out} - V_{o} = V_{oH}$$

$$= -\frac{C_{10}\bar{a}d}{V_{0} = V_{0H}} - \frac{1}{\frac{K_{0}}{2} \left(V_{0H} - V_{tn}\right)^{2}} dV_{0ut}$$

$$V_{0} = V_{0H}$$

$$V_{0} = V_{0H} - V_{tn}$$

$$= -\frac{2^{C_{load}}}{K_{n}(V_{OH} - V_{tn})^{2}}$$

$$V_{0} = V_{OH} - V_{tn}$$

$$V_{0} = V_{OH}$$

$$= -\frac{2C_{Load}}{K_n(v_{OH} - v_{tn})^2} \left[v_{OH} - v_{OH} - v_{tn} \right]$$

$$a = t | lo t = t|$$

$$t = t | lo t = t|$$

$$\int_{t=t}^{V_{out}=V_{out}} \frac{V_{out}=V_{out}}{I_{on}} dV_{out}$$

$$t = t' | V_{out}=V_{out}=V_{out}$$

$$= \frac{K_n}{2} \left[2 \left(V_{OH} - V_{fn} \right) V_{out} - V_{out}^2 \right]$$

$$\int_{t=t'}^{V_{out}=V_{out}} \frac{V_{out}=V_{out}}{\frac{K_n}{2} \left(2(V_{oh}-V_{th})V_{out}-V_{out}^2\right)} dV_{out}$$

$$\frac{V_{out}=V_{oh}-V_{th}}{V_{out}} = V_{out}$$

$$= \frac{Cload 2}{K_n} \int \frac{1}{2(V_{OH} - V_{tn}) V_{OUT} - V_{OUT}^2} dV_{OUT}$$

$$V_{OUT} = V_{OH} - V_{tn}$$

- 1

$$\int \frac{1}{2\alpha x - x^2} dx = \int \frac{1}{2\alpha x - x^2 + \alpha^2 - \alpha^2} dx$$

$$= \int \frac{1}{\chi^2 - (\chi - \chi)^2} dx$$

$$\ln\left[1-\frac{2}{\alpha}\right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2\alpha} \ln \left[1 + \frac{x}{\alpha} \right] - \ln \left[1 - \frac{x}{\alpha} \right] = \ln \left[\frac{x}{2\alpha} \right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2(v_{OH} - v_{Tn})} \cdot \ln \left[\frac{v_{Out}}{2(v_{OH} - v_{Tn}) - v_{Out}} \right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2(v_{OH} - v_{Tn})} \cdot \ln \left[\frac{v_{Out}}{2(v_{OH} - v_{Tn}) - v_{Out}} \right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2(v_{OH} - v_{Tn})} \cdot \ln \left[\frac{v_{Out}}{2(v_{OH} - v_{Tn}) - v_{Out}} \right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2(v_{OH} - v_{Tn})} \cdot \ln \left[\frac{v_{Out}}{v_{Out}} \right]$$

$$\int \frac{1}{\alpha^{2} - (x - \alpha)^{2}} dx = \frac{1}{2(v_{OH} - v_{Tn})} \cdot \ln \left[\frac{v_{Out}}{v_{Out}} \right]$$

$$\int \frac{v_{Out}}{v_{Out}} \cdot \ln \left[\frac{v_{Out}}{v_{Out}} \right]$$

$$= \frac{c_{load}}{k_{n} (v_{oH} - v_{Tn})} ln \left[\frac{2(v_{oH} - v_{Tn}) - v_{50}}{v_{50}} \right]$$

$$\frac{2^{C} \log V_{Tn}}{K_{n} (V_{OH} - V_{Tn})^{2}} + \frac{C \log V_{Tn}}{K_{n} (V_{OH} - V_{Tn})} \ln \left[\frac{2(V_{OH} - V_{Tn}) - V_{SO}}{V_{SO}} \right]$$

$$= \frac{Cload}{K_{n}(V_{OH} - V_{Tn})} \left[\frac{2V_{Tn}}{V_{OH} - V_{Tn}} + ln \left[\frac{2(V_{OH} - V_{Tn})}{V_{SO}} - 1 \right] \right]$$

$$V_{SD} = \frac{V_{OH} + V_{OL}}{2}$$

$$\frac{1}{2} \frac{1}{V_{OH} - V_{Tn}} = \frac{C_{Locol}}{V_{OH} - V_{Tn}} \left[\frac{2V_{Tn}}{V_{OH} - V_{Tn}} + In \left[\frac{4(V_{OH} - V_{Tn})}{V_{OH} + V_{OL}} - 1 \right] \right]$$

$$v_{OH} = v_{DD}$$

$$\frac{c_{PHL}}{K_{n}(v_{DD}-v_{Tn})} \cdot \left[\frac{2v_{Tn}}{v_{DD}-v_{Tn}} + \ln \left(\frac{4(v_{DD}-v_{Tn})}{v_{DD}} - 1 \right) \right]$$


→ When Input Voltage Switches from VoH lo Vol nimos biansisloi cut off

$$\frac{Z_{PLH} = \frac{C_{load}}{K_{P}(V_{OH} - V_{OL} - |V_{TP}|)} \left[\frac{2|V_{TP}|}{V_{OH} - V_{OL} - |V_{TP}|} + \ln \left(\frac{2(V_{OH} - V_{OL} - |V_{TP}|)}{V_{OH} - V_{SO}} \right) \right]$$

$$Z_{PLH} = \frac{C_{LOGO}(V_{DD} - |V_{TP}|)}{K_{P}(V_{DD} - |V_{TP}|)} \left[\frac{2|V_{TP}|}{V_{DD} - |V_{TP}|} + Ln \left[\frac{4(V_{DD} - |V_{TP}|)}{V_{DD}} - 1 \right] \right]$$

Comparing
$$C_{PHL}$$
 & C_{PLH} equations
$$C_{PHL} = C_{PLH} \qquad I \qquad V_{T,n} = |V_{T,p}| \\ K_{n} = K_{p} \\ \frac{W_{p}}{W_{n}} = \frac{U_{n}}{W_{p}}$$

Invalur Design with delay Constiaints



- The goal is to determine channel dimensions of nmos & PMOS transistors
- → Design constraint of cMOS branchlook are noire margin

Silicon aria

Propagalión delay

$$\left(\frac{W}{L}\right)_{n} = \frac{C \log d}{C_{PHL} \operatorname{Mn} \operatorname{Cox} \left(V_{DD} - V_{Tn}\right)} \cdot \left[\frac{2V_{Tn}}{V_{DD} - V_{Tn}} + \operatorname{Ln} \left(\frac{4\left(V_{DD} - V_{Tn}\right)}{V_{DD}}\right)\right]$$

$$\frac{\left(\frac{W}{L}\right)_{p}}{\xi_{LH}} = \frac{c_{LOad}}{\xi_{LH}} \cdot \frac{\left[\frac{2 v_{TP}}{v_{DD} - |v_{TP}|} + \ln \left(\frac{4 \left(v_{DD} - |v_{TP}|}{v_{DD}} - |v_{TP}|\right)\right]}{\left[\frac{2 v_{TP}}{v_{DD} - |v_{TP}|} + \ln \left(\frac{4 \left(v_{DD} - |v_{TP}|}{v_{DD}} - |v_{TP}|\right)\right)\right]}$$

$$\left(\frac{W}{L}\right)_{n} = \frac{c_{load}}{c_{phL}} \frac{2v_{\bar{1}n}}{v_{n}c_{ox}(v_{DD}-v_{Tn})} \left[\frac{2v_{\bar{1}n}}{v_{DD}-v_{Tn}} + Ln\left(\frac{4(v_{DD}-v_{\bar{1}n})}{v_{DD}}\right)\right]$$

$$\int \frac{2\times0.8}{3-0.}$$

C_{PHL} = 0.2 ns

ZPLH = 0.15 ns

Cload = 300fF

$$\frac{2\times0.8}{3-0.8}$$

$$\frac{300 \times 10^{-15}}{0.2 \times 10^{-1} \times 120 \times 10^{-6} (3-0.8)} \left[\frac{2 \times 0.8}{3 - 0.8} + 10 \left(\frac{4(3-0.8)}{3} \right) \right]$$

$$n\left(\frac{4}{3}\right)$$

$$\frac{\left(\frac{W}{L}\right)_{P}}{C_{PLH}} = \frac{C_{LOCIO}}{C_{PLH}} \frac{\left(\frac{A}{V_{DD}} - V_{TP}\right)}{C_{DD}} \frac{\left(\frac{A}{V_{DD}} - V_{TP}\right)}{V_{DD}} + In \left(\frac{A\left(\frac{V_{DD}}{V_{DD}} - V_{TP}\right)}{V_{DD}}\right)$$

$$t = \frac{c \log \alpha}{K_n (V_{DD} - V_{TON})} \ln \left[\frac{2(V_{OH} - V_{TON}) - V_{OUL}}{V_{OUL}} \right]^{0.5}$$

$$= \frac{300 \times 10^{-15}}{120 \times 10^{-6} \left(\frac{W}{L} \right)_n} \left[3 - 0.8 \right] \ln \left[\frac{2(3 - 0.8) - 0.5}{0.5} \right]$$

$$-\ln\left[\frac{2(3-0.8)-2}{2}\right]$$


$$0.35 \times 10^{-9} = \frac{300 \times 10^{-15}}{120 \times 10^{-6} \left(\frac{W}{L}\right)_{n}} a.2 \left[\ln \left(\frac{3.9}{0.5}\right) - \ln \left(\frac{2.4}{2}\right) \right]$$

$$\left(\frac{W}{L}\right)_n = 6.1$$

$$V_{th} = \frac{V_{Ton} + \sqrt{\frac{1}{K_R}} (V_{DD} + V_{Top})}{1 + \sqrt{\frac{1}{K_D}}} = 1.5^{-1} K_R = 0.51$$

$$K_{R} = \frac{\mu_{n} cox \left(\frac{\mu}{L}\right)_{n}}{\mu_{p} cox \left(\frac{\mu}{L}\right)_{p}} = 0.51 \qquad \left(\frac{\mu}{L}\right)_{p} = 31$$

cMOS Ring Oscillator



- → Consider cascaded connection of three identical cMos invale
- → Hure Olp node Of 3rd invalur acts as a Input node of finst invalu
- → Hou this Configuration Forms Voltage Feed back loop.
- → A closed loop careaded connection of any oddno of involve display astable behaviour.
- .: circuit is called as ring Dscillator
- > "T"Oscillating period in Lims of avg propagation delay is given by

$$T = c_{PHL_1} + c_{PLH_1} + c_{PHL_2} + c_{PHH_2} + c_{PHL_3} + c_{PLH_3}$$


$$= 2c_p + 2c_p + 2c_p$$

$$= 6c_p$$

$$= 3.2c_p$$

$$\rightarrow f = \frac{1}{T} = \frac{1}{2 \times n \times C_p}$$

n= no of Invului stages.



$$V_{DD} = 3.3$$
 $V_{gS} = 3.3V$
 $I_{Sat} = 2mA$
 $I_{VDS} > 2.5V$

$$dt = -\frac{C}{I_D} dV_{out}$$

$$\int_{0}^{t_{sat}} dt = -C \int_{0}^{2.5} \frac{1}{2.6} dv_{out}$$

$$= -\frac{300\times10^{-15}}{2.6\,\mathrm{m}} \left(-0.8\right)$$

$$\int_{Sat}^{t_{50}} dt = -C \int_{\sqrt{I_{linear}}}^{1.65} dv_{out}$$

$$= -C \int_{2.5}^{1.65} \frac{1}{2(V_{5}-V_{T})V_{ds}-V_{ds}^{2}} dV_{out}$$

$$= -C \int_{2.5}^{1.65} \frac{1}{2(V_{5}-V_{T})V_{ds}-V_{ds}^{2}} dV_{out}$$

$$= -C \int_{2.5}^{1.65} \frac{1}{2(V_{5}-V_{T})V_{ds}-V_{ds}^{2}} dV_{out}$$

$$= -300 \times 10^{-15} \int \frac{1}{\frac{K_0}{2} \left[2 \left(3.3 - 0.8 \right) V_0 - V_0^2 \right]} dV_0 dV_0$$

$$\frac{1}{5} \cot^{-2} = \frac{Kn}{2} \left(\frac{V_{gs} - V_{Tn}}{2} \right)^{2}$$

$$2 \times 10^{-3} \times 2 = Kn \left[3.3 - 0.8 \right]^{2}$$

$$K_{n} = \frac{4 \times 10^{-3}}{2.5^{2}}$$

$$= 0.64 \times 10^{-3}$$

$$= -300 \times 10^{-15} \int \frac{1}{0.64 \times 10^{-3} \left[5 - V_0 - V_0^2\right]} dV_{out}$$

$$= 2.5$$

$$= \frac{-300 \times 10^{-15} \times 2}{0.64 \times 10^{-3}} \sqrt{\frac{v_0}{5 - v_0}} - v_0$$

$$= \frac{-600 \times 10^{-15}}{0.64 \times 10^{-3}} \ln \left[\frac{1.65}{5 - 1.65} \right] - \ln \left[\frac{2.5}{5 - 2.5} \right]$$

$$= 133 PS$$

$$=\frac{C\Delta V}{L_{ave}}$$

$$C = \frac{C\Delta V}{L_{avg}}$$

$$\frac{T_{avg}}{Sat} = \frac{1}{2} \begin{bmatrix} I_1 + I_2 \\ I_2 \end{bmatrix}$$
Sat dine

$$-V_{Tn}$$
 + $\frac{Kn}{2}$

$$\frac{1}{2} \left[\frac{K_n}{2} \left[v_{in} - V_{Tn} \right]^2 + \frac{K_n}{2} \left[2 \left(v_{in} - V_{Tn} \right) v_{out} - v_{out} \right] \right]$$

fulling delay

Vout = (sat) = 4.5

 $u_n c_{ox} = 20 \frac{\mu A}{V^2}$


 $\left(\frac{W}{L}\right)_n = 10$

V_{Tn} = 1

$$= \frac{1}{2} \left[\frac{1}{2} 20 \times 10^{-6} \times 10 \left[5 - 1 \right]^{2} + \frac{1}{2} 20 \times 10^{-6} \times 10 \left[2 \left(5 - 1 \right) 0.5 - 0.5 \right] \right]$$

$$= 0.9875 \, \text{mA}$$

Switching power dissipation of CMOS Invulu



- > W.K.T. Statu power dissipation of cimos inverter in negligable
- when Mp Switches From logic 0 lá logic 1 0x logic 1 lá logic 0 cmos invulú enevitably dissipali power
- + Typical J/p and D/p Wavyorms (Vtg & current) shown in signer.
- → When J/p Switches joom low lo high PMOS of NMOS on
- → In this phase Cload discharges through NMOS.
- > Thus ic = instintaneous drain current of nmos
- → When I/p Switches from high là Low pmos on NMOS off
- In this phase Cloud charges lo wards VDD
 - ic = instantaneous drain current of pimos.

$$\frac{\overline{1}}{2} \rightarrow \Gamma$$

$$V_{c}(t) = V_{DD} - V_{0}$$

$$i_{c}(t) = C_{DO} d \frac{dV_{0}}{dt}$$

$$= \frac{1}{T} \int_{0}^{T/2} - C_{DO} d \frac{dV_{0}}{dt} dt + \int_{0}^{T} (V_{DD} - V_{0}) C_{DO} d \frac{dV_{0}}{dt} dt$$

$$\frac{\overline{1}}{2}$$

$$= \frac{1}{T} \left[-\frac{c_{1000}}{2} \int_{0}^{T/2} 2 v_{0} \frac{dv_{0}}{dt} dt + \int_{0}^{T} v_{00} c_{1000} \frac{dv_{0}}{dt} dt \right]$$

$$+ \int_{-\frac{c_{1000}}{2}}^{T/2} 2 v_{0} \frac{dv_{0}}{dt} dt$$

$$= \frac{1}{T} \left[-\frac{c_{1000}}{2} \int_{0}^{T/2} \frac{dv_{0}^{2}}{dt} dt + \int_{0}^{T} v_{00} c_{1000} \frac{dv_{0}}{dt} dt \right]$$

$$- \frac{c_{1000}}{2} \int_{0}^{T/2} \frac{dv_{0}^{2}}{dt} dt$$

$$= \frac{1}{T} \left[-\frac{c_{1000}}{2} v_{0}^{2} \right]_{0}^{T/2} + \frac{c_{1000}}{2} v_{00}^{2} \int_{0}^{T} -\frac{c_{1000}}{2} v_{0}^{2} \int_{0}^{T}$$

$$= \frac{1}{T} \left[\frac{c_{1000}}{2} v_{00}^{2} + \left(c_{1000} v_{00}^{2} - 0 \right) - \left(\frac{c_{1000}}{2} v_{00}^{2} - 0 \right) \right]$$

-> Average power dissipation of CMOS invalir 4
Proportional la Switching Frehung.
> :. LOW POWER advantage of CMOS circuit in les
Prominent in high speed circuits
Pavg is independent of transister Sizeing
Power delay product
+ Power delay product PDP is a fundamental param
Power delay product PDP is a fundamental parameter which is using for measuring quality and performance of CMOS process.
→ PDP can be interpreted as Average energy renured
for gat la switch uti of vita from high la low or
low to high
→ In cMOS energy dissipaled
i) by PMOS n/w while O/P cload is charging from $0 \rightarrow V_{DD}$
1) by NMOS n/W while Good is discharging from

- Since PDP is propostional to Cloud & VDD, both these parameters should be minimized to a chieve better Performance.
 - PDP can also be Whitten as

PDP = 22p. Pavg

=
$$\chi \left[\frac{z_{phl} + z_{plh}}{\chi} \right]^{c} c load v_{DD}^{2} f$$

calculation of interconnection delay. RC Delay models. Vin _____ Vout R/2 R/2 R/2 V_{in} RC Laddur RIN RIN RIN Vin Wout TCIN TCIN

> Interconnect line could be modeled as lumped

RC N/N If time of flight across the interconnection

line is significantly shorter than signal rise fall lime

$$V_{DUC} = V_{DD} \left(1 - cocp \left(-\frac{t}{Rc} \right) \right)$$

$$t = z_{PLH}$$
 $V_{out} = V_{50.1} = \frac{V_{OH} - V_{OL}}{2} = \frac{V_{OD}}{2}$

$$\frac{V_{\partial D}}{2} = V_{\partial D} \left[1 - c \right]$$

$$\frac{-\frac{CPLH}{RC}}{C} = 0.5$$

$$\frac{-z_{PLH}}{Rc} = -0.69$$


Elmore delay:

→ considur RC netwook

i Thou are no resistor Loops in a n/w.

ii all cap au connecté blu node & ground.

III There is Only One 3/p node in a cincult



node i i=1,2,3....N

Jet
$$P_{ij} = P_i \cap P_j$$

= Common path

 N
 $C_{Di} = \sum_{j=1}^{C} C_j \sum_{for all} R_K$
 $K \in P_{ij}$

$$C_{D7} = C_{1}R_{1} + C_{2}R_{1} + C_{3}R_{1} + C_{4}R_{1} + C_{5}R_{1}$$

$$+ C_{6}(R_{1} + R_{6}) + C_{7}(R_{1} + R_{6} + R_{7}) + C_{8}(R_{1} + R_{6} + R_{7})$$

$$=$$

$$H_{n}C_{OX} = 50 HA / V^{2}$$

$$v_{OH} = v_{DD} = 5 V$$

: 84,8)_: + 3;-

1.84 - 1.84 - 84 - 181 - 1 - 1