



DVLSI PROJECT 2

28.03.2022


—


Jacob V Sanoj
PES1UG20EC083

Content


- Inverter
- NAND Gate
- OR Gate
- XOR Gate
- 3 Input OR Gate
- 3 Input XOR Gate
- Full Adder
- Adder and Subtractor

Inverter








Test Bench




NAND Gate




Test Bench



OR Gate







Testbench




XOR Gate








Testbench





3-Input OR Gate




Testbench





3-Input XOR Gate



Testbench



Full Adder



The screenshot shows the LTspice XVII simulation environment. The top menu bar includes File, View, Plot Settings, Simulation, Tools, Window, and Help. Below the menu is a toolbar with various icons for file operations, simulation, and plotting. The main window displays a multi-trace waveform plot with five signals:

- V(n001)**: Green trace, showing a series of pulses.
- V(n003)**: Blue trace, showing a series of pulses.
- V(n004)**: Red trace, showing a series of pulses.
- V(carry)**: Cyan trace, showing a single pulse.
- V(sum)**: Magenta trace, showing the final result of the addition.

The x-axis represents time from 0ns to 300ns, and the y-axis represents voltage from -0.5V to 5.0V. The signals show a sequence of logic operations, with V(sum) displaying the final result of the addition.

Testbench

