

DIGITAL VLSI DESIGN

Unit 2: Fabrication of MOSFETs & Circuit Design Process

Annapurna K Y

Electronics and Communication Engineering



DIGITAL VLSI DESIGN

Annapurna K YElectronics and Communication Engineering

Layout Design Rules

- ➤ To allow reliable fabrication of each structure, the mask layers must conform to a set of geometric layout design rules.
- \triangleright Usually, the rules (for example: minimum distance and/or separation between layers) are expressed as multiples of a scaling factor lambda (λ).
- For each different fabrication technology, lambda factor can be different.



Layout Design Rules

N-Well

		1.1	Min. width	10 A
7.	4.5	1.2	Min. spacing (diff. potential)	9.4
	Total	1.3	Min. spacing (same potential)	6 A

Active


2.1	Min. width	3 A
2.2	Min. spacing	3 A
2.3	S/D active to well edge	5 A
2.4	Sub. C. active to well edge (*)	3 A
2.5	Min. sone. different involunt (*)	$A \cdot b$

Poly

100		
3.1	Mim. width	2.8
3.2	Min. spacing	2.7
9.9	Min. gate extension	2.4
3.4	Min. active extension to poly	3.4
3.5	Mim. field poly to active	1. A

Select

4.1	Min. select spacing to gate (*)	3 A
4.2	Min. overlap of active	2 A
4.3	Min. overlap of contact	1. A.
4.4	Min. width and spacing (*)	2 A





Layout Design Rules

Contact

5.1	Exact contact size	2.3
5.2	Min. poly overlap	1.5 3
5.3	Min. spacing	2.3
5.4	Min. spacing to gate	2.3

20.00	925	20.0
6.1	Exact contact size	$2.\lambda$
6.2	Min. active overlap	1.5 A
6.3	Min. spacing	2.λ
6.4	Min. spacine to eate	2.3

Metal 1

7.1	Min. width	3.3
7.2.a.	Min. spacing	9.8
7.3	Min, overlap of any contact	1 A


Via 1

8.1	Exact size	$2.\lambda$
8.2	Min. spacing	3.8
8.3	Min. overlap by metal1	$-1.\lambda$
8.4	Min. spacing to contact	2.3
8.5	Min. spac. to poly or act. edge	$2.\lambda$

Metal2

9.1	Min. width	3 λ
9.2.a.	Min. spacing	4λ
9_3	Min. overlap to via1	1 A

(*) Not Drawn







THANK YOU

Annapurna K Y

Electronics & Communication Engineering

annapurnaky@pes.edu