tiny-asm: an assembler for riscv

jacob navia

# Contents

Co	ontent	S		3
Li	st of	Tables		5
Li	st of i	Figures		6
1	The	RISC-V	V assembler	7
	1.1	Introd	uction	7
		1.1.1	Requirements	8
	1.2	Buildi	ng tiny-asm	9
	1.3	Overv	iew	9
	1.4	Gener	al concepts and data structures	14
		1.4.1	Binary File Descriptor (bfd)	14
		1.4.2	Symbols	14
			asymbol	15
			symbolS	15
			local symbol	17
			Symbol table	17
		1.4.3	Fixups	17
			Constructors	18
			Applying a fixup	18
		1.4.4	Relocations	18
		1.4.5	Sections and subsections	19
	1.5	Instru	ction formats and encoding	19
	1.6		nstruction formats	20
		1.6.1	The "R" format	21
			Software handling	22
		1.6.2	The "I" format	22
			Software handling	22
		1.6.3	The "U" format	23
			Software handling	24
		1.6.4	The "S" format	24
		1.6.5	The "B" format	25
		1.6.6	The "J" format	26
	1.7	The co	ompressed instructions	26
		1.7.1	The compressed register (CR) format	27
			The software side	28
		1.7.2	The compressed immediate (CI) format	29
		1.7.3	The stack relative store (CSS) format	29
		1.7.4	The wide immediate (CIW) format	30
		1.7.5	The compressed load (CL) format	31
	1.8	The or	pcode table	32

4 Contents

1.9	Writing the object file		 		
	1.9.1 Write the object file		 		. 3
1.10	Assembler directives		 		. 3
	1.10.1 .align, .p2align, p2alignw, p2alignl				
	1.10.2 .ascii, .asciiz, .string, .string8, .string16, .string32, .string64				
	1.10.3 .bss				
	1.10.4 .byte, .dc, .dc.a, .dc.b, .dc.d, .dc.l, .dc.s, .dc.w, etc	•	 •	•	
	1.10.5 .data				
	1.10.6 debug, extern, format, lflags, name, noformat, spc, xref				
	1.10.7 equ, equiv, eqv, set				
	1.10.8 globl				
	1.10.9 attach_to_group				
	1.10.10.comm, .common, .lcomm				
	1.10.11 .hidden		 		. 4
	1.10.12 .ident		 		. 4
	1.10.13 insn		 		. 4
	1.10.14 internal		 		. 4
	1.10.15 loc				
	1.10.16.local				
	1.10.17.option				
	1.10.18 org				
	1.10.19 protected				
	1.10.20 reloc				
	1.10.21 text				
	1.10.22 uleb128, sleb128				
	1.10.23 Other directives				
1.11	The cfi directives				
	1.11.1 Concepts				
	The CIE				
	The FDE		 		
	Software representation		 		. 5
	1.11.2 An example		 		. 6
	1.11.3 cfi_sections		 		. 6
	1.11.4 cfi_startproc				
	1.11.5 cfi_def_cfa_offset				
	1.11.6 cfi_offset				
	1.11.7 cfi_restore				
	1.11.8 cfi_def_cfa				
	1.11.9 .cfi_endproc				
1 19					
1.12					
	1.12.1 Loads, stores and addition				
	Load and store instructions in short				
	Addressing modes				
	Recognizing addressing modes				
	1.12.2 Digression: assembler macros				
	1.12.3 Subtraction				
	1.12.4 Comparisons				
	1.12.5 Multiplication and Division				
	Multiplication		 		. 7
	XuanTie-OpenC910				
	Division				
	1.12.6 Shifts				
	1.12.7 Control flow				. 7

	Inconditional Jumps	78
		9
		9
		9
		9
	g	30
		30
		31
		32
		32
	01	33
		34
1	01	37
	<u>.</u>	39
		92
	0	93
	7 Answers to all exercises	
1	THIS WOLD TO GIT CACTORES	
Inde	13	31
1 .	$(\top \Box)$	
LIS	of Tables	
1.1		
1.2	USCV symbolic register names	20
		20 21
	The different instruction formats	21
1.3	The different instruction formats	21 25
$\begin{array}{c} 1.3 \\ 1.4 \end{array}$	The different instruction formats	21 25 27
1.3 1.4 1.5	The different instruction formats	21 25 27 27
1.3 1.4 1.5 1.6	The different instruction formats	21 25 27 27
1.3 1.4 1.5 1.6 1.7	The different instruction formats	21 25 27 27 33
1.3 1.4 1.5 1.6 1.7	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compres	21 25 27 27 33 34
1.3 1.4 1.5 1.6 1.7 1.7	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compres	21 25 27 27 33 34 34
1.3 1.4 1.5 1.6 1.7 1.7 1.8 1.8	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Copcode flags  Copcode arguments letters  Copcode arguments letters  Coccepted rounding modes for the 'm' parameter  Coccepted rounding modes for the 'm' parameter  Coccepted rounding modes for the 'm' parameter	21 25 27 27 33 34 34 35
1.3 1.4 1.5 1.6 1.7 1.7 1.8 1.8	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed flags  Copcode arguments letters  Copcode arguments letters  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Compressed instruction types	21 25 27 27 33 34 34 35 35
1.3 1.4 1.5 1.6 1.7 1.7 1.8 1.9	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 27 33 34 34 35 35 36 36
1.3 1.4 1.5 1.6 1.7 1.7 1.8 1.8 1.9 1.11	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed arguments letters  Compressed arguments letters  Coccepted rounding modes for the 'm' parameter  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields  Common Information Entry fields	21 25 27 27 33 34 34 35 36 36 36 36 36 36 36 36 36 36 36 36 36
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.11$ $1.12$	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Copcode arguments letters  Copcode arguments letters  Coccepted rounding modes for the 'm' parameter  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 27 33 34 34 35 35 36 36 36 36 36 36 36 36 36 36 36 36 36
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$	The different instruction formats  Cincoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Copcode arguments letters  Copcode arguments letters  Coccepted rounding modes for the 'm' parameter  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 27 33 34 34 35 36 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Copcode arguments letters  Coccepted arguments letters  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 27 33 34 44 55 58 59 71 75
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Composed arguments letters  Composed arguments letters  Coccepted rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 23 33 34 34 35 36 36 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.15$	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compode arguments letters  Compode arguments for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 23 33 34 34 35 36 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.15$ $1.16$	The different instruction formats  Concoding of conditional branches  Compressed register numbers  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed formats  Compressed instruction  Compressed rounding modes for the 'm' parameter  Compressed instruction types  Common Information Entry fields	21 25 27 27 33 34 44 35 36 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.16$ $1.17$	The different instruction formats Cincoding of conditional branches Compressed register numbers Compressed formats Compressed formats Compressed formats Compressed formats Compressed formats Compressed formats Compressed register Compressed instruction Compressed instruction types Compressed instruction types Common Information Entry fields Common	21 25 27 23 33 34 34 35 36 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.7$ $1.8$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.15$ $1.16$ $1.17$ $1.18$	The different instruction formats Cincoding of conditional branches Compressed register numbers Compressed formats Compressed formats Compressed formats Compressed formats Compressed formats Compressed flags Composed arguments letters Compressed rounding modes for the 'm' parameter Compressed instruction types Common Information Entry fields Common	21 25 27 27 33 33 34 34 35 35 36 36 37 38 38 38 38 38 38 38 38 38 38 38 38 38
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.7$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.15$ $1.16$ $1.17$ $1.18$ $1.19$	The different instruction formats Cincoding of conditional branches Compressed register numbers Compressed formats Compressed formats Compressed formats Compressed formats Composed arguments letters Composed arguments letters Composed rounding modes for the 'm' parameter Compressed instruction types Common Information Entry fields Common Informatio	21 25 27 27 33 34 34 35 35 36 36 37 37 38 38 38 38 38 38 38 38 38 38 38 38 38
1.3 $1.4$ $1.5$ $1.6$ $1.7$ $1.7$ $1.8$ $1.9$ $1.11$ $1.12$ $1.13$ $1.14$ $1.15$ $1.15$ $1.16$ $1.17$ $1.18$ $1.19$	The different instruction formats Cincoding of conditional branches Compressed register numbers Compressed formats Compressed formats Compressed formats Compressed formats Compressed formats Composed arguments letters Composed arguments letters Coccepted rounding modes for the 'm' parameter Coccepted rounding modes for the 'm' parameter Compressed instruction types Common Information Entry fields Common Informa	21 25 27 27 33 33 34 34 35 35 36 36 37 38 38 38 38 38 38 38 38 38 38 38 38 38

1.22 1.22 1.23	Zbbb boolean extension instructions	 81 81 82 83 84
1.24	Rounding mode bits (Bits 12-14)	 84
	Floating point load/store instructions	84
	Floating point arithmetic instructions	85
	Floating point square root, min, max instructions	85
	fclass results	86
1.29	Floating point conversion instructions	86
	Floating point comparison instructions	87
1.31	Thead instructions	87
1.31	Thead instructions	88
1.31	Thead instructions	89
	Pseudo instructions	89
	Pseudo instructions	90
	Pseudo instructions	91
Lis	st of Figures	
Lis		 10
	Overview of the assembler control flow	1( 12
1.1	Overview of the assembler control flow	 12
1.1 1.2	Overview of the assembler control flow	
1.1 1.2 1.3	Overview of the assembler control flow	 12 13 21
1.1 1.2 1.3 1.4	Overview of the assembler control flow  A more detailed view of the parser  read_a_source_file function  R Instruction layout  I Instruction layout	 12 13
1.1 1.2 1.3 1.4 1.5	Overview of the assembler control flow  A more detailed view of the parser  read_a_source_file function  R Instruction layout  I Instruction layout  U Instruction layout	 12 13 21 22
1.1 1.2 1.3 1.4 1.5 1.6	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout	 12 13 21 22 23 24
1.1 1.2 1.3 1.4 1.5 1.6 1.7	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout	 12 13 21 22 23 24 24
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout	 12 13 21 22 23 24
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout	 12 13 21 22 23 24 25 26
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout Compressed immediate CI Instruction layout	 12 13 21 22 23 24 25 26 27 29
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout Compressed immediate CI Instruction layout Store to stack offset (CSS) instructions layout	 12 13 21 22 23 24 25 26 27
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout Compressed immediate CI Instruction layout Store to stack offset (CSS) instructions layout Store to stack offset (CIW) instructions layout	12 13 21 22 23 24 25 26 27 29 30
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12 1.13 1.14	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout Compressed immediate CI Instruction layout Store to stack offset (CIW) instructions layout Compressed load CL Instruction layout	 121 162 212 222 244 244 266 277 299 300 313
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12 1.13 1.14 1.15	Overview of the assembler control flow A more detailed view of the parser read_a_source_file function R Instruction layout I Instruction layout U Instruction layout S Instruction layout B Instruction layout J Instruction layout Compressed CR Instruction layout Compressed immediate CI Instruction layout Store to stack offset (CSS) instructions layout Store to stack offset (CIW) instructions layout	121 132 222 232 244 252 262 272 303 313

## 1 The RISC-V assembler

#### 1.1 Introduction

The tiny assembler is a "digest" of the GNU gas assembler. I have extracted from the 1.3Gb of binutils-gdb source code<sup>1</sup> two files: asm.c and asm.h.

There are two goals here:

- 1. To produce a small and fast assembler to be used as a compiler back-end. The elimination of features proceeds according to this goal: assemble machine generated output, without consideration for any human user, since all input to the assembler is supposed to be machine generated.
- 2. To produce a minimal set of sources that is *easy to read and understand* so that people can hack away without a lengthy learning curve. This documentation also, contributes to this objective.

In this version of the tiny-assembler there isn't:

- No input pre-processing. No include files, nor any fancy macro processing.
- No fancy error messages, messages will be emitted only in english. If you want other language error output you are welcome to do it yourself. The rationale behind this is obviously that a high level language user, programming in C++ or C, will be completely unable to understand the assembler messages even if they are translated into his/her native language.
- This assembler is geared to the riscv CPU. All support for any other machine has been dropped, specially support for machines that have ceased to exist for more than 20 years: the Motorola 68000 family, the Sparc, the Z80, etc. I think that even gas could drop support for those machines also.
- The code has been cleaned up from all cruft like this:

```
/* The magic number BSD_FILL_SIZE_CROCK_4 is from BSD 4.2 VAX
* flavoured AS. The following bizarre behaviour is to be
* compatible with above. I guess they tried to take up to 8
* bytes from a 4-byte expression and they forgot to sign
* extend. */
#define BSD_FILL_SIZE_CROCK_4 (4)
```

So, we are still in 2023 keeping bug compatibility with an assembler for a machine that ceased production in 2000?

<sup>&</sup>lt;sup>1</sup>I have just done a du -b ./binutils-gdb Probably is a bit less since I didn't do an extensive search for only .c and .h files.

- All the indirection through macros that are expanded into members of function tables that makes the code impossible to follow are eliminated. Now, if you see code like foo(bar); it is highly likely that you are calling function foo with argument bar...
- All libraries are eliminated. Tiny-asm doesn't use BFD nor libiberty nor libopcodes. The only library used is zlib.
- There are only two files: asm.c and asm.h. No other include files are there, as far as I remember, excepting system includes like stdio.h of course.

I have avoided to put much code samples here. There only two source files, and if you want to see the exact code sequences you are free to look them up, it is not very difficult. I see no interest in filling pages with code.

## 1.1.1 Requirements

I have concentrated in explaining how things work, and that includes talking about specifications and the standards used. You should have:

1. Source code: If you want the official sources of the GNU assembler you should download the binutils-gdb package. It is available in many places, for instance in github:

```
https://github.com/bminor/binutils-gdb.git.
```

You can download the sources of the tiny-asm from: https://github.com/jacob-navia/tiny-asm.

- 2. Assembler user documentation in "Using as".

  https://sourceware.org/binutils/docs/as/ This is the official documentation for
  the Gnu Assembler. Tiny-asm has kept most of it, and the algorithms, names of functions and variables are almost always the same. Knowing what the user specifications
  are will help you understand what the different assembler directives are doing.
- 3. The RISC-V Instruction Set Manual Volume I: Unprivileged ISA. There are a lot of versions of this document in the internet. Please try the most recent that you can find, of course. The official sources of the documentation are in <a href="https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf">https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf</a>, but there are apparently more recent ones. There is a depository in github at <a href="https://github.com/riscv/riscv-isa-manual">https://github.com/riscv/riscv-isa-manual</a>, but they are in a strange format called "adoc" that is difficult to find a translator for, in non-windows systems.
- 4. DWARF debug information standard, the most recent being DWARF5 (2017) at <a href="https://dwarfstd.org/doc/DWARF5.pdf">https://dwarfstd.org/doc/DWARF5.pdf</a>. This will enable you to better understand the debug information (cfi) directives of the assembler.
- 5. The ELF (Executable and Link Format) standard has an official page in the linux foundation at

https://refspecs.linuxfoundation.org/elf/elf.pdf.

ELF is the object format standard followed by the assembler. This will help you understand the write\_object\_file better.

6. You should obviously have a riscv machine. If you don't use a simulator (slow) buy a cheap board that can run linux. The chinese propose several machines, like https://pine64.com/product-category/star64/. This is the machine I am using, for around 110 US\$. You can buy similar ones directly from the chinese, for instance https://www.waveshare.com/visionfive2.htm, or buy it from amazon.com, there are several boards available there. The Sifive company sells riscv boards also, but they

are not interested in retail sales. Demands for price and availability go into the bit bucket unless you are a huge company with orders of several hundred boards probably. But you can always try at https://www.sifive.com.

## 1.2 Building tiny-asm

The build process runs as follows:

- 1. Download the software from github
- 2. Build it:

```
$ gcc -o asm -g asm.c -lz
```

That is it. There is no Makefile but you can write one. I wrote this one:

```
star64:~/tiny-asm$ cat Makefile
asm: asm.o
gcc -o asm asm.o -g -lz
asm.o: asm.c asm.h
gcc -W -Wall -Wstrict-prototypes -Wmissing-prototypes\
-Wshadow -Wwrite-strings -g -c asm.c
clean:
rm -f asm.o asm
```

The Makefile for gas is 2268 lines... an impressing piece of software. However I think that 9 lines is much easier to understand. The user wants to use an assembler, maybe modify it, so there is no point in making him/her try to modify a 2 thousand line Makefile.

### 13 Overview

Like all assemblers, this assembler has a **parser**, where the text of the input file is converted into logical units that represent either instructions for the machine, or for the assembler itself, called *pseudo instructions*, and an **encoder**, where the instruction and its arguments are encoded into a 32 or 16 bit instruction and added to the current fragment. And then there is the object file generation, where the instructions and associated information are packed into the ELF format.




Figure 1.1: Overview of the assembler control flow

In figure 1.1 (page 10) we have these three main parts. Please keep in mind that this is a high level abstraction of the control flow. Obviously, if we would put each statement in the diagram we would have cram 40 000 lines into a diagram... too much.

We start with main that organizes all three parts <sup>2</sup>. It calls the initialization, gas\_init, that initializes the symbols (symbol\_begin,),the fragments initialization, the sub-segments, etc.

"Fragments" are understood in the assembler as pieces of code already assembled but that can grow, getting new instructions or other data. They are of variable length, and they

<sup>&</sup>lt;sup>2</sup>Please be aware that in the diagram there is a direct link between, for instance, the function dot\_symbol\_init and perform\_an\_assembly\_pass. This does NOT mean that the first calls the second directly. It means that the flow of the program returns to gas\_init and then returns to the main function, and it is main function that calls perform\_an\_assembly\_pass.

That would be quite complicated to draw, however. So, the diagram simplifies this.

1.3. Overview

will be strung together in a process called "relaxation" at the end of the assembly.

The initialization of the "sub-segments" means the text, data, and bss sections are created. Are "sub-segments" just plain object file sections? Not quite. There are "sections" like the "ABS" (absolute) section or the "UND" (undefined) sections that will never be written out in the object file.

There are other initializations that give us the opportunity of explaining some concepts that will be important later on. The  ${\tt eh\_begin}$  function, for instance, initializes the "exception handling" stuff. This is a complicated system that allows languages like C++ to walk the stack at run time, searching for a handler that will accept handling the exception that has just occurred.

This process involves an impressive machinery that contains a set of tables that associate addresses in the code to descriptions of the stack contents that allow a debugger or a runtime interpreter to see what functions have in terms of local variables and the space that each stack frame uses in the stack. And even if you are programming in C and you do not have any need for exceptions you will get them anyway since your C code could be called from a C++ program.

Other initializations concerns the start of the dwarf2 debug information generation. Yes, the assembler can emit debug information for the program it is assembling. This way, the assembly programmer can follow the program line by line. tiny-asm has kept this even if it is highly unlikely that the compiler, that emits its own and much richer debug information, will need this.

The initialization of the "dot symbol" needs also some explaining. The current location when assembling a program is called "dot", i.e. a point. This symbol is always associated with the current address following a long assembler tradition that goes back to the start of the micro-computer age.

Eventually we come to the perform\_an\_assembly\_pass function. This one continues the initialization process by creating the standard sections of the object file:

- The text section. This is a misnomer since there isn't anything textual inside. It contains the binary codes that will be interpreted by the integrated circuit. This is the most important output of the whole assembly process.
- The data section. This contains the tables, constants, structures and everything that the programmer has defined as static data that will be loaded at the start of the program by the program loader.
- The BSS section that contains nothing. It is just a reserved memory space that will be allocated by the program loader when it loads the program and contains always zeroes at the start.
- There are many other sections in an ELF format file. Let's stop here.

Then, we finish the setup process by calling md\_begin and elf\_begin functions.

The md\_begin function reads all the static tables and builds hash tables from the for fast access. The opcodes are stored in hash tables, together with other data like the register names, the Control and Status Registers (CSRs) and what have you.

The elf\_begin function builds symbols for each section in the object file. This allows to emit relocations or symbol addresses as an offset from the start of the section.

The setup phase behind us, we start the real work of the assembler: the well named read\_a\_source\_file. This function does the parsing and the encoding of the instructions and directives.

In the diagram below, the functions aren't shown with their actual names but with their functional description. The GAS developers took (as you can see) a lot of effort to choose clear names that describe quite well what each function is doing. Still, I thought that here

we will use functional boxes instead of function names, since some of the functions described here do not exist as a separated subroutine but they are just pieces of read\_a\_source\_file.




Figure 1.2: A more detailed view of the parser

We assume that the assembler input is a single file containing instructions, data, and assembler directives. In this version of the assembler, parsing is reduced to a bare minimum since we assume that we are assembling compiler output, and all the sophistication that is needed for an assembler adapted to human use is not needed for an assembler that is used to parse machine output.

We start with the function read\_a\_source\_file that organizes the parsing and the instruction generation<sup>3</sup>.

1. Setup. Here, we setup the input file name, in variable physical\_input\_file and we care about writing a file name record if we are emitting debug information.

<sup>&</sup>lt;sup>3</sup>Actually, the initialization phase is executed before, but we will abstract that away for the time being

1.3. Overview 13




Figure 1.3: read\_a\_source\_file function

- 2. We read a chunk of the input file. Currently, BUFFER\_SIZE is set to 256 \* 1024, and can be changed just by editing the corresponding line in asm.h
- 3. We start parsing lines. The first thing we read should be a symbol. If it ends with a colon, it is a label definition. We call the corresponding function colon() and continue parsing. If it is not finished by a colon, we see if the first letter is a point. If it is, it is an assembler directive. We call the corresponding function stored in the pseudo-ops structure (called pseudo\_typeS) and we go fishing for the next line. If it is not a pseudo-operation, it must be a machine instruction. We call the md\_assemble function.

The md\_assemble function does basically following things:

1. Test if the instruction is valid using the current set of RISCV specifications. There are instructions that can be issued only with 64 or even 128 bits, or floating point instructions that depend on floating point being implemented in hardware, etc. RISCV machines can have a number of extensions implemented, since the basic ISA (Instruction Set Architecture) doesn't even have multiplication or division!

Each "extension" has a letter that characterizes it. For instance, in the machine I am using we have in /proc/cpuinfo a line with:

#### isa : rv64imafdc

This means that the machine is a risc V 64 bits machine (rv64), with the integer (i), multiplication (m), a (Atomic), f (single precision floating point), d (double precision floating point) and c (Compressed instructions in 16 bits) extensions. The assembler

should test if any instruction is legal in the current subset, and reject those that do not comply.

Since we are an assembler for reading compiler output, we just assume the compiler doesn't emit wrong instructions and skip this test.

- 2. We call the riscv\_ip function to encode the instruction. Basically it uses the args character string to know what arguments are expected. It verifies that those are correct, and inserts all necessary bits at the required positions. We will see later how these formats are defined.
- 3. If assembly succeeded the new instruction is added to the current fragment.

The riscv\_ip function is basically a huge switch statement. The function will go through each one of the characters present in the args string of the opcode and add the necessary bits to the instruction.

In the tables below you will find the description of the different formats defined for each of the instructions in a riscv machine. This tables will help you understand how riscv\_ip works.

## 1.4 General concepts and data structures

### 1.4.1 Binary File Descriptor (bfd)

This structure is at the heart of the BFD library. In the context of an assembler, there is only one of these beasts around, called stdoutput.

The main things stored here are:


- The file name.
- A table of function pointers that dispatches to the back end for doing most of the work.
- The input output stream
- A pointer to the back-end private data.

Of course there are a lot of other fields that you can study by reading the definition of this structure in asm.h.

It is important to underscore here that the table of function pointers has been completely eliminated in tiny-asm. There are no more indirection through the xvec field, since tiny-asm will only assemble riscv instructions. The front end and the back end have been merged into a monolithic whole. Still, this design is essential for understanding gas.

## 1.4.2 Symbols

There are several types of different structures that together represent a symbol. They will be described below, but in general they reflect the need by the bfd library to make a back-end independent structure that holds some general information, a high level abstraction of a symbol. Back-ends can differ in the object format, and in the cpu used, so the information that is common to all those very different context is rather minimal.



#### asymbol

This is the bfd-internal format, holding the following things:

- the\_bfd. This points to the bfd that this symbol refers to. Since under tiny-asm there is only one bfd, called stdoutput, this is redundant. In other contexts, for instance in the linker where there are a lot of binary files opened for reading and one for writing, this makes much more sense.
- Name The name of the symbol.
- Value. Here there is either a pointer to some other symbol, or a numeric value.
- Flags. A long list of different flags. Some of them aren't used in tiny-asm, but their definition is still there since they are used in the linker.
- A pointer to the section.
- A pointer to special data used by the back end. It is a union of a generic pointer and an address.

To access the fields of an asymbol inline functions with rather lengthy names are provided. These functions look like this:

```
1 static inline asection * bfd_asymbol_section (const asymbol *sy)
2 {
3     return sy \rightarrow section;
4 }
```

This function accesses the section field<sup>4</sup>

asymbols are global, and used for data that concerns a whole section. The constructor for these objects is elf\_make\_empty\_symbol

### symbolS

This structure is used for all kinds of symbols (labels, functions) that the assembler extracts from the source code. In the symbol table, we find pointers to this one and to the

<sup>&</sup>lt;sup>4</sup> Is this really necessary? What are the real advantages of using bfd\_asymbol\_section(foo) instead of foo→section?

Yes, I know. It is called "information hiding". But the problem is that information hiding **hides** information, precisely, and if you are trying to understand what the code is doing, you do not know beforehand if that is a call to a lengthy function or just a field access.

local\_symbol structures. The size of this should be the same or less than struct local\_symbol, and fields that do not fit in that size go into an overflow structure called xsymbol for exension of symbol.

Listing 1.1: symbolS, xsymbol, elf obj sy

```
1 typedef struct symbol {
      struct symbol_flags flags; /* Symbol\ flags.\ */
                                 /* Hash value calculated from name. */
      hashval_t hash;
                                /* The symbol name. */
      const char *name;
      fragS *frag; /* Pointer to the frag of this symbol, if any. Otherwise NULL.*/
5
                    *bsym;
                             /* BFD symbol */
      struct xsymbol *x;
                                /* Extra symbol fields that won't fit. */
8 } symbolS;
10 /* Extra fields to make up a full symbol. */
11 struct xsymbol {
      expressionS value; /* Symbol value. Note that this is NOT a pointer */
12
      /* Forwards and backwards chain pointers. */
13
      struct symbol *next;
14
15
      struct symbol *previous;
      struct elf_obj_sy obj; /* Yet another symbol structure (YASS!) */
16
17 };
18
19 /* Additional information we keep for each symbol. */
20 struct elf_obj_sy {
      unsigned int local: 1; /* Whether the symbol has been marked as local. */
21
      unsigned int rename : 1; /* Whether the symbol has been marked for rename with
22
      unsigned int bad_version:1; /* Whether the symbol has a bad version name. */
23
      /* Whether visibility of the symbol should be changed. */
24
      ENUM_BITFIELD (elf_visibility) visibility : 2;
25
      /* Keep track of .size expressions that involve yet unresolved differences */
26
      expressionS *size;
27
      /* The list of names specified by the .symver directive. */
28
      struct elf_versioned_name_list *versioned_name;
29
30 };
```

The constructors for symbols are:

• symbol\_make. This constructor is simple, code below:

So, if you read this you would think that first, as the commentary says, is calling to some function... Actually, for the riscv backend, we have a #define in asm.h: #define\_md\_undefined\_symbol(name)\_u(0)
symbol\_make is just an alias for symbol\_new.

- symbol\_create. This function allocates space for the new symbol, sets some default fields, and then calls symbol\\_init that will finish the construction of the new symbol.
- symbol\_new. This is a small function that calls symbol\_create and then links the new symbol into the global list of symbols using the function symbol\_append.

• symbol\_find\_or\_make(const char \*name). This function searches for a symbol and if not found creates an undefined symbol, returning a pointer to it. When creating a symbol, it checks if it is a local symbol. Then either calls the constructor for a local or a true symbol.

In the symbol table, full fledged symbols or local symbols appear. The distinction between them is that for many symbols like labels, or similar, all the huge amount of information described above make no sense. A shorter and smaller structure is used, what makes considerable gains in memory space.

#### local symbol

#### Listing 1.2: local symbol

```
1 struct local_symbol {
     struct symbol_flags flags; /* Flags: Only local_symbol and resolved relevant.*/
     hashval_t hash;
                              /* Hash value calculated from name. */
                              /* The symbol name. */
     const char *name;
                              /* The symbol frag. */
     fragS
                   *frag;
                              /* The symbol section. */
     asection
                   *section;
                              /* The value of the symbol. */
     valueT
                value;
8 };
```

Constructor for the local\_symbol structure is the function local\_symbol\_make.

#### Symbol table

```
Listing 1.3: union symbol entry t
```

```
1 /* This structure makes up the entries of the symbol table */
2 typedef union symbol_entry {
3    struct local_symbol lsy;
4    struct symbol sy;
5 } symbol_entry_t;
```

The symbol table is a hash table called sy\_hash, created at initialization in the function symbol\_begin called from gas\_init.

Adding symbols into the symbol table is done with symbol\_table\_insert, the function symbol\_find searches for a given symbol.

## 1.4.3 Fixups

In many situations, the assembler can't finish a calculation because all data needed for it isn't available. For instance a symbol is yet unresolved, or the exact location for some instruction component is absent.

In those situations the assembler emits a fixup. This is nothing else than an instruction on how to patch the output later, when all the data is known.

Fixups are described in a structure called fixS that holds mainly following kinds of information:

- next The fixS structures are linked in a list.
- fx\_frag The fragment where the fix should be applied.
- fx\_where The position within that fragment where the fix should be applied.
- The quantity to be added or subtracted. If it is a symbol, a pointer to that symbol will be stored in the fields fx\_addsy or fx\_subsy. Otherwise, if it is just a number it will stored in the field fx\_offset.

- fx\_size. The size (in bytes) of the fixup, i.e. how many bytes should be written at the given location.
- There are many other fields that you can look up in the definition in asm.h. They are described in the comments surrounding their definition.

#### Constructors

Two functions build a fixup: fix\_new and fix\_new\_exp. The second one is for a fixup referring to an expression, the first is for a symbol with an optional offset. They differ only in that fix\_new\_exp determines the symbol to add or subtract from the given expression. Both call fix\_new\_internal to do the actual fix.

#### Applying a fixup

A fixup is resolved by the function md\_apply\_fix. It uses the type of fixup to determine the sequence of actions to be performed: to fix the high 20 bits of a 32 bit address, or the lower 12, or add to a 64 bit address an addend, etc. The code consists (yes, you guessed it!) of a big switch statement with all the handled types of relocation existing for riscv machines, and it is not very difficult to follow.

#### 144 Relocations

Sometimes a fixup can't be resolved. For instance this C code:

```
1 #include <stdio.h>
2 int main(void) {
     printf("hello\n");
4 }
     gcc translates this to:
      .section
                .rodata
1
2 .LCO:
      .string "hello"
3
4
     .text
5 main:
     /* irrelevant stuff ellided */
6
     lla a0,.LC0
            puts@plt
     call
      /* further stuff ellided */
```

The address of the puts procedure can't be established by the assembler, nor the linker, only by the program loader that will know at load time the address of the shared library libc6.so. The assembler makes the same thing as when establishing a fixup. It makes a new fixup, this time for the linker, that will tell it where the address of the puts function needs to be stored.

This kind of fixup is called a relocation.

The linker can't resolve the address either, so it will make a relocation for the program loader, that will patch the code accordingly when the program starts<sup>5</sup>.

Relocations, contrary to simple fixups have a standard format prescribed in the object file format, in our case ELF.

Listing 1.4: Elf relocation structure

```
1 typedef struct {
```

 $<sup>^{5}</sup>$ The process is obviously much more complicated. Here we leave all the details out, to take a high level view.

```
unsigned char r_offset[8]; /* Location at which to apply the action */
unsigned char r_info[8]; /* index and type of relocation */
unsigned char r_addend[8]; /* Constant addend used to compute value */
Elf64_External_Rela;
```

This format doesn't exactly correspond to the internal one used by the assembler. The function bfd\_elf64\_swap\_reloca\_out converts from the bfd format to the ELF one.

#### 1.4.5 Sections and subsections

Assembled data falls into four sections: opcodes, initialized data, uninitialized data and debug information. You may have separate groups of data in those sections that you want to end up near to each other in the object file, even though they are not contiguous in the assembler source.

Tiny-asm allows you to use subsections for this purpose. Within each section, there can be numbered subsections with values from 0 to  $8191^{-6}$ .

Objects assembled into the same subsection go into the object file together with other objects in the same subsection. For example, a compiler might want to store constants in the text section, but might not want to have them interspersed with the program being assembled. In this case, the compiler could issue a .text 0 before each section of code being output, and a .text 1 before each group of constants being output.

Subsections are optional. If you do not use subsections, everything goes in subsection number zero

Each subsection is zero-padded up to a multiple of four bytes.

Subsections appear in your object file in numeric order, lowest numbered to highest. The object file contains no representation of subsections; ld, objdump and other programs that manipulate object files see no trace of them. They just see all your text subsections as a single text section, and all your data subsections as a data section.

To specify which subsection you want subsequent statements assembled into, use a numeric argument to specify it, in a .text <number> or a .data <number> statement. If you just say .text then an implicit zero is assumed. Likewise .data means .data 0.

In the source code, sometimes subsections are called "subsegments".

#### 1.5 Instruction formats and encoding

Yes, there are several parts in an assembler, but there is a fundamental part that makes the purpose of the whole program: **encoding instructions**. The essential part is here: transforming ASCII text representing instructions into a series of 16 or 32 bit sequences that encode each operation that the machine can do, including operations that are seldom, if ever, used.

To understand how the assembler works, it is important to keep in mind how the machine works, the names of its parts, and the intricacies of instruction encoding. Yes, yes, that looks awfully dry and uninteresting. But (to me) it is interesting, and if you do not like to understand how things work, please go to tik-tok and play some games...

There are several types of instruction encoding, named R, I, S, B, U, J.

- All are 32 bits, like the ARM.
- The first 7 bits are reserved for the opcode (bits 0 to 6).
- The same operand, for instance the source register 1 (sr1) is at the same position, bits 15 to 19.
- All instructions have at least one register operand.

<sup>&</sup>lt;sup>6</sup>This limit is mentioned in the GAS documentation. In the software, actually, there isn't a single test to enforce this limit, so you can write any number between 1 and MAX INT.



saved registers

Temporary registers

• Since we have 32 registers, all register encoding take 5 bits.

The risc v introduces a more functional naming schema, where registers are assigned usage names, instead of the register numbers. Here is a correspondence table between them:

Register	ABI	Description	Register	ABI	Description
name	name		name	name	
		Integer	registers		
x0	zero	Hard-wired zero	x16	a6	Seventh argument
x1	ra	Return Address	x17	a7	Eighth argument
x2	sp	Stack pointer	x18	s2	Saved 2
х3	gp	Global pointer	x19	s3	Saved 3
x4	tp	Thread Pointer	x20	s4	Saved 4
x5	t0	Temporary/Alternate	x21	s5	Saved 5
		link register			
x6	t1	Temporary	x22	s6	Saved 6
x7	t2	Temporary	x23	s7	Saved 7
x8	fp/s0	Frame pointer	x24	s8	Saved 8
x9	s1	Saved 1	x25	s9	Saved 9
x10	a0	First argument / Re-	x26	s10	Saved 10
		turn value			
x11	a1	Second Argument /	x27	s11	Saved 11
		Return value			
x12-x15	a2-a5	Argument 3-5	x28-x31	t3-t6	Temporary registers
		Floating po	int register	S	
f0-f7	ft0-ft7	Fp temps	f2-f7	fa2-fa7	function arguments

Table 1.1: RISCV symbolic register names

The difference between the ABI names and the actual register numbers is due to the fact that the ranges of registers are not contiguous. For instance the range of saved registers has two of them as x8 and x9, then the rest is x18 to x27.

f18-f27

f28-f31

fs2-fs11

ft8-ft11

#### 1.6 The instruction formats

f8-f9

f10-f11

Each format is designed to be used by similar type of instructions.

Fp saved registers

value

Fp arguments/return

- R Register to register ALU instructions.
- I Immediate and load.

fs0-fs1

fa0-fa1

- S Store and comparisons.
- B Branch.
- U J Jump and jump with link (call) instructions.

The RISC-V manual comments these formats like this

The RISC-V ISA keeps the source (rs1 and rs2) and destination (rd) registers at the same position in all formats to simplify decoding. Except for the 5-bit immediates used in CSR instructions, immediates are always sign-extended, and are generally packed towards the leftmost available bits in the instruction and have been allocated to reduce hardware complexity. In particular, the sign bit

for all immediates is always in bit 31 of the instruction to speed sign-extension circuitry.  $^7$ 


Table 1.2: The different instruction formats

```
"R" format:
                            "I" format
                                                           "U" format
struct rFormat {
                           struct iFormat {
                                                           struct uFormat {
   unsigned extra7:7;
                               unsigned imm12:12;
                                                              unsigned imm20:20;
   unsigned src2:5;
                               unsigned src1:5;
                                                              unsigned dst:5;
   unsigned src1:5;
                               unsigned extra3:3;
                                                              unsigned opcode:7;
   unsigned extra3:3;
                               unsigned dst:3;
                                                          };
   unsigned dst:5;
                               unsigned opcode:7;
   unsigned opcode:7;
                           };
};
"S" format
                            "B" format
                                                           "J" format
                                                           struct jFormat {
struct sFormat {
                           struct bFormat {
   unsigned imm12_2:7;
                               unsigned imm12_sign:1;
                                                              unsigned imm12_sign:1;
   unsigned src2:5;
                               unsigned imm12_10_5:6;
                                                              unsigned imm12_1_10:10;
   unsigned src1:5,
                               unsigned src2:5;
                                                              unsigned imm12_11:1;
   unsigned extra3:3;
                               unsigned src1:5;
                                                              unsigned imm12_12_19:7;
   unsigned imm12_1:5;
                               unsigned extra3:3;
                                                              unsigned dst:5;
   unsigned opcode:7;
                               unsigned imm12_1_4:4;
                                                              unsigned opcode:7;
                                                          };
};
                               unsigned imm12_11:1;
                               unsigned opcode:7;
                           };
```

## 1.6.1 The "R" format

This format features 3 registers (destination, source 1 and source 2) and has two fields of 3 and seven bits available for use to customize the opcodes. In C we could describe that as: We use a 32 bit addition as an example of this format: addw a0,a0,a1. The addition using ABI

Figure 1.4: R Instruction layout



names is addw a0,a0,a1 but using actual register numbers we have addw x10,x10,x11. For this instruction the 10 bits of extra-3 and extra-7 are empty.

<sup>&</sup>lt;sup>7</sup>RISC-V User level ISA V 2.2 §2.2. They add further down: Decoding register specifiers is usually on the critical paths in implementations, and so the instruction format was chosen to keep all register specifiers at the same position in all formats at the expense of having to move immediate bits across formats

We have then:

- Opcode:  $0\ 1\ 1\ 1\ 0\ 1\ 1 \to 0x3b$  (59 decimal).
- Destination register:  $0\ 1\ 0\ 1\ 0 \to 0xA$  (10 decimal). Register 10 is a0, that contains the first argument and is loaded with the result.
- Source 1: 0 1 0 1 0  $\rightarrow$  0xA (10 decimal). Register 10 (a0) is the first source.
- Source 2: 0 1 0 1 1  $\rightarrow$  0xB (11 decimal). Register 11 (a1) is the second source.

#### Software handling

We have an instruction with the args format of "Cs,Cw,Ct" that expects source and destination to be identical (s and w) followed by a target register in the expected range for compressed registers. All of that is true, and we succeed with a compressed 16 bit instruction.

Obviously this is not what we wanted. We wanted a 32 bit 'R' instruction. To be able to do that, we add the following instruction at the top of our assembler file

```
.option arch -c
```


I.e. we disable all compressed instructions.

We see here that the *order* in the layout of the opcode table is very important. The instructions that are **more** constrained should come first, and the general formats should come last. For instance the compressed instruction should come first, and non-compressed last, since the software stops at the first match.

## 1.6.2 The "I" format

This format changes the "R" format by merging src2 with extra-7 to give a 12 bit field where an immediate integer value caan be stored (up to  $2^{12}-1 \rightarrow 4095$  values can be stored).

Figure 1.5: I Instruction layout



## Software handling

The first instruction that the software tries has its args string: "Cs,Cw,Ct", we expect a source register in compressed format, i.e. register 8-15, followed by the *same* register. The second condition succeeds, and the software passes to the third argument: we expect a register, and we find the constant 1025. Nope, this instruction is not the one.

The next addw instruction to be tested has the string "Cs,Ct,Cw", a permutation of the above that fails also, for the same reasons.

More instructions are tried, with strings d,Cu,Co that fails, "d,s,t" that fails also since we have an immediate constant and not a register in the third position ('t' field). At last we arrive at an instruction with args field of d,s,j", i.e. a sign extended immediate ('j') in the third position. This time the software succeeds and we are done. Accessing the different fields is done with macros. Here is one example of a series of macros that extracts the immediate field of the immediate value in the instruction above

```
#define RV_X(x, s, n) (((x) >> (s)) & ((1 << (n)) - 1))
```

This macro extracts <n> bits from <x>, beginning in bit position <s>. It has two parts:

- 1. The left side of the "and" operation that shifts the given number <s> bits to the right to bring it to position zero, and
- 2. An expression that builds a mask of <n> 1 bits by shifting a 1 <n> positions to the right and subtracting one, what gives a power of two minus 1. A power of two minus 1 is a field full of ON bits in two's complement notation. For instance 1 << 3 → 8 (1000). You subtract 1 from that and you obtain 0111 (7), i.e. 3 bits "on", a mask to extract the lower 3 bits from a number.

```
#define RV_IMM_SIGN(x) (-(((x) >> 31) & 1))
```

This macro returns either -1 or 0, depending if the sign of the 32 bit number is negative or positive. Since -1 is 32 bits of "1" bits, it can be used to sign extend a number.

The two macros above are used in these new ones:


```
#define EXTRACT_ITYPE_IMM(x) (RV_X(x,20,12)|(RV_IMM_SIGN(x) << 12)) #define ENCODE_ITYPE_IMM(x) (RV_X(x, 0, 12) << 20)
```

The first macro extracts 12 bits from the given number ( $\langle x \rangle$ ) and sign-extends its sign. The second extracts the lower 12 bits of the value, and puts them at position 20-31 <sup>8</sup>

## 1.6.3 The "U" format

A variant of the I format featuring more space for immediate constants is the U format, that can hold immediate constants with 20 bits.

Figure 1.6: U Instruction layout



The lui<sup>9</sup>. instruction loads an unsigned 20 bits immediate stored in the bits 12 to 31 of the instruction into the upper 20 bits of the destination and sets the lower 12 bits to zero. In C language notation we have: dst = (imm20 << 12); The authors justify these choices with:

<sup>&</sup>lt;sup>8</sup>It is a pity that machines implementing the boolean extension aren't widely available yet. I miss the ARM boolean instructions that will reduce many of those macros to a couple of instructions.

<sup>&</sup>lt;sup>9</sup>lui stands for load upper immediate

In practice, most immediates are either small or require all XLEN bits. We chose an asymmetric immediate split (12 bits in regular instructions plus a special load upper immediate instruction with 20 bits) to increase the opcode space available for regular instructions. Immediates are sign-extended because we did not observe a benefit to using zero-extension for some immediates as in the MIPS ISA and wanted to keep the ISA as simple as possible. <sup>10</sup>

### Software handling

Looking up the args description for this instruction, we find the character string "d,Cu". This means we should expect a register name, followed by a comma, and an immediate value to be able to use a C (compressed) instruction. But that doesn't work, our constant is beyond bounds of the compressed immediate.

The software continues its search for the correct instruction and we come to the next instruction in the list that has the args string "d,u", without any compression requirements. This time a match is found, and necessary bits are inserted as shown in figure 1.6 page 23.

Obviously, loading an immediate constant that will be shifted by 12 bits is seldom used. This is thought for loading the upper 20 bits of an *address*, then adding the lower 12 bits with another instruction. This constant was choosen in this example so that it has a 1 bit at the end of 10 bits, and 1 at the start to be visible in the drawing.


To extract the J type immediate we use the following macro:

```
#define EXTRACT_UTYPE_IMM(x) ((RV_X(x, 12, 20) << 12) | (RV_IMM_SIGN(x) << 32))
```

#### 1.6.4 The "S" format

In this format, the dst field disappears and its bits are used to hold the lower 4 bits of an immediate value. An instruction that uses this format is the sd (store double word) instruction.

Figure 1.7: S Instruction layout



We use the instruction sd ra,64(sp) as example. This instruction means: Store the contents of the return address register (ra) at the memory address obtained by adding 64 to the contents of the sp register. We have here an address that is obtained by adding the contents of a register and a displacement that must fit into 12 bit. As you can see here, this is a much easier format than the ARM jungle of different types of offsets where you never really know which one to use. The Risc-V manual specifies that all offsets are signed. 11

Except for the 5-bit immediates used in CSR instructions, immediates are always sign-extended, and are generally packed towards the leftmost available bits in the instruction and have been allocated to reduce hardware complexity. In particular, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension circuitry.

<sup>&</sup>lt;sup>10</sup>Riscy ISA Architecture §2.2

 $<sup>^{11}\</sup>mathrm{They}$  say:

We have then for this instruction:

- src1 is 0 0 0 1 0, or register 2.
- src2 is 0 0 0 0 1, or register 1.
- The immediate is the concatenation of imm[4:0] and imm[11:5] i.e; 0 0 0 0 0 1 0 0 0 0 0 or 64.


For extracting the immediate from the instruction we use the macro

```
#define EXTRACT_STYPE_IMM(x) \
(RV_X(x, 7, 5) | (RV_X(x, 25, 7) << 5) | (RV_IMM_SIGN(x) << 12))</pre>
```

This macro extracts five bits beginning at position seven, then 7 bits from position 25 upwards, shifted by 5 left, so that they come right after the first five. The whole is sign extended in the same way as explained in section 1.6.2 page 23.

### 1.6.5 The "B" format

Figure 1.8: **B** Instruction layout



In this format, we have a 13 bit immediate for branches. The immediate represents the amount that will be added to the program counter to reach the specified location, in multiples of 2. Since the lowest bit of the immediate will be always zero, it has been replaced by bit 11 (the twelfth bit) adding one bit to the quantity being written. The range of the branch is  $\pm$  4K.

The different conditional branches are specified in the extra-3 group, with

Description extra-3 Instruction 0 0 0 beq branch if equal 0 0 1 branch if different bne 100 blt branch if less than 1 0 1 branch if greater/equal bge 1 1 0 bltu branch if less than unsigned 1 1 1 branch if greater equal unsigned bgeu

Table 1.3: Encoding of conditional branches

All these instructions share the same opcode: 99. The extra-3 field is used to extend the opcode for different instructions.


The macro to access the immediate value is way more complicated due to the bit scrambling...

```
#define EXTRACT_BTYPE_IMM(x) ((RV_X(x, 8, 4) << 1) | \
(RV_X(x, 25, 6) << 5) | (RV_X(x, 7, 1) << 11) | (RV_IMM_SIGN(x) << 12))
```

## 1.6.6 The "J" format

The only difference between the U and J formats is that the 20-bit immediate is shifted left by 12 bits to form U immediates and by 1 bit to form J immediates. In the "J" format, the immediate represents an offset in pairs of 16 bit instructions from the current PC.

Figure 1.9: J Instruction layout



Why this scrambled layout? Citing the Risc-v manual:

Although more complex implementations might have separate adders for branch and jump calculations and so would not benefit from keeping the location of immediate bits constant across types of instruction, we wanted to reduce the hardware cost of the simplest implementations. By rotating bits in the instruction encoding of B and J immediates instead of using dynamic hardware muxes to multiply the immediate by 2, we reduce instruction signal fanout and immediate mux costs by around a factor of 2.

The scrambled immediate encoding will add negligible time to static or ahead-of-time compilation. For dynamic generation of instructions, there is some small additional overhead, but the most common short forward branches have straightforward immediate encodings.

The macro to extract this monster from its hiding place looks like this

```
#define EXTRACT_JTYPE_IMM(x) ((RV_X(x, 21, 10) << 1)|(RV_X(x, 20, 1) << 11) | \
(RV_X(x, 12, 8) << 12) | (RV_IMM_SIGN(x) << 20))
#define ENCODE_JTYPE_IMM(x) ((RV_X(x, 1, 10) << 21)|(RV_X(x, 11, 1) << 20) | \
(RV_X(x, 12, 8) << 12) | (RV_X(x, 20, 1) << 31))
```

#### 1.7 The compressed instructions

The Risc-v instructions are normally 32 bits in length. The "C" extension (C for Compressed) encodes certain instructions in 16 bits, what leads to big savings in code size. These instructions aren't enabled by default in the assembler. You can enable them (if your machine actually supports them) with the instruction: .option arch, +c. Enabling them or not is not that important, since the linker will replace longer with shorter instruction whenever possible. For instance the jumps can't be really calculated until all the instructions are compressed, what only the linker can know.

The compressed instructions are enabled when one of these conditions is true:

- The compressed 16 bit instructions have the lowest 2 bits of the opcode set to either 00, 01, or 10.
- 32 bits instructions have their lowest two bits set to 11. The following 3 bits should have any value different from 111.

- The 48 bit instructions have their lowest 6 bits set to 011111. (5 bits set)
- 64 bit instructions have the 7 lower bits set to 0111111. (6 bits set)

The criteria for making a compressed instruction are as follows:

- The immediate or the address offset is small.
- One of the registers used is the zero register (x0), the return address register or link register ra (x1), or the stack pointer sp (x2).
- The destination and first source register are the same.
- The registers used belong to the 8 most popular ones, described with 3 bits in the table below 12.

number	000	001	010	011	100	101	110	111
int reg. number	x8	x9	x10	x11	x12	x13	x14	x15
ABI name	s0	s1	a0	a1	a2	a3	a4	a5
FP reg number	f8	f9	f10	f11	f12	f13	f14	f15

fa0

fa1

fa2

fa3

fa4

fa5

Table 1.4: Compressed register numbers

There are nine different compressed instruction layouts.

fs0

fs1

In the table below the registers that use the 3 bit number are marked with a '.


Meaning	Code	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0									
Register	CR	Extra-4			ds	$\mathrm{st/src1}$			$\mathrm{src}2$					op										
Immediate	CI	Extra-3	S r		S rd/rs1			m S rd/rs1 immediate			m rd/rs1		immediate				О	р						
Store local	CSS	Extra-3		m imm rs2					0															
Wide imm	CIW	Extra-3		imm			$_{ m imm}$				rd'		О	р										
Load	CL	Extra-3	imm			rs1' imm		ı rd'			О	р												
Store	CS	Extra-3	imm				rs1'		i	mm		rs2'		О	р									
Arithmetic	CA	Ext	ra-6			ra-6		a-6		a-6		a-6		n-6		m l'/rs	1'	Ex	tra-2		rs2		О	р
Branch	СВ	Extra-3	offset			rs1'		offset				op												
Jump	CJ	Extra-3	jump target					op																

Table 1.5: Compressed formats

## 1.7.1 The compressed register (CR) format

FP ABI name

Figure 1.10: Compressed CR Instruction layout



<sup>&</sup>lt;sup>12</sup>Actually those numbers are just the normal register number modulo 8.

This format accepts instructions where the destination and the first source register are the same. It has four fields, here from right to left, i.e. from bit 0 to 15:

- 1. OP: Bits 0-1. Value: 2.
- 2. Src2: Bits 2-6. The second source register. Note that it is specified in 5 bits, like dst/src1, so any register of the set of 32 is possible, except the zero register. In this case it is 13, i.e. register a3 (x13).
- 3. dst / src1: Bits 7-11. The source 1 and the destination register are the same. Also specified in 5 bits, in this case it is 12: the a2 (x12) register.
- 4. Extra-4: Bits 12-15. Value: 9. Complements the opcode. This field can have two values that correspond to mv (move) or, in the example, add.

#### The software side

The argument description for addw,a2,a2,a3 is the character string Cs,Cw,Ct. The first argument is a compressed format source register (Cs), followed by a compressed format register that should be equal to the preceding one (Cw), followed by a compressed format second source register, (Ct).

The code for the 's' case in riscv\_ip is as follows:

It is a typical sample of the code in the encoder (riscv\_ip). We search for a register name with reg\_lookup and we ensure that is between 8 and 15. If that is not the case, the matching process for this instruction candidate fails, and we look for the next one (break).

If it is, we insert the operand in the right position and continue with this candidate.

Note that the identifier CRS1S doesn't appear in ANY macro, variable or enumeration in the whole program.

It is a literal name argument! When we look at the definition of INSERT\_OPERAND we find:

```
#define INSERT_OPERAND(FIELD,INSN,VALUE) \
INSERT_BITS ((INSN).insn_opcode,VALUE,OP_MASK_##FIELD,OP_SH_##FIELD)
```

The ## operand before the FIELD macro argument makes the preprocessor convert it to OP\_MASK\_CRS1S what is defined with #define OP\_MASK\_CRS1S 0x7 in asm.h.

The first level expansion converts this to:

```
#define INSERT_OPERAND(FIELD,INSN,VALUE) \
INSERT_BITS ((INSN).insn_opcode,VALUE,OP_MASK_CRS1S,OP_SH_CRS1S)
The INSERT_BITS macro is defined as follows:


#define INSERT_BITS(STRUCT, VALUE, MASK, SHIFT) \
(STRUCT) = (((STRUCT) & ~((insn_t)(MASK) << (SHIFT))) \
((insn_t)((VALUE) & (MASK)) << (SHIFT)))
This macro has two parts, separated by an | (or) sign:
((STRUCT) & ~((insn_t)(MASK) << (SHIFT))) and
((insn_t)((VALUE) & (MASK)) << (SHIFT)</pre>
```


In the first one we set to zero all bits in the field that will be written. The second one introduces the bits into the right position. The or operation joins those parts into a single value.

The encoder works like an interpreter for a "language" of single letters that represent pieces of instruction fields. They indicate what to expect at the given position. Its actions can be only be "break" (discard the current candidate) or insert the correct bits and "continue" with it.

## 1.7.2 The compressed immediate (CI) format

These instructions perform operations between a register and a small immediate encoded in only 6 bits. The register can't be the zero register, and the immediate can't be zero. There





are four instructions that use the compressed immediate format. They differ in the extra-3 field. From least significant bit to the most significant one we have:

- 1. OP: Bits 0-1, always with value 1 for the CI format.
- 2. The immediate field, in bits 2 to 6 that encodes immediate bits 0 to 4. In the example above this is 27, 1 1 0 1 1 in binary.
- 3. The destination and the source register number over 5 bits. In the example we have 14 since the register a4 has the number 14.
- 4. The sign of the immediate value in a single bit (index 12th).
- 5. The Extra-3 field, that allows for 3 instructions to be distinguished: addi, addiw, and addi16sp. The last one adds a number of 16 bits quantities to the stack and is used to adjust the stack at the prologue or at the epilogue of a function. Since the stack must be aligned to a multiple of 16, there is no need to keep the lower 4 bits. This makes for adjustments of -512 to 496 bytes.

To access the immediate value we use

```
#define EXTRACT_CITYPE_IMM(x) (RV_X(x, 2, 5) | (-RV_X(x, 12, 1) << 5))
#define ENCODE_CITYPE_IMM(x) ((RV_X(x, 0, 5) << 2) | (RV_X(x, 5, 1) << 12))
```

The first macro uses the same technique for sign extending that our RV\_IMM\_SIGN uses (see 1.6.2 page 23). We just need another expression since the other was fixed for 32 bits.


#### 1.7.3 The stack relative store (CSS) format

Five instructions use the CSS format:

- 1. c.swsp or store word to an offset from sp, the stack pointer.
- 2. c.sdsp or store double word (64 bits) to an offset from sp.

- 3. c.fswsp or store single precision (32 bits) to an offset from sp.
- 4. c.fsdsp or store double precision (64 bits) to an sp offset.

Figure 1.12: Store to stack offset (CSS) instructions layout



In our example instruction we have an op field of 2, an src field of 16 (10000) and the cryptic "011000" sequence that is translated into 00110 (6 decimal) since the bits are scrambled: they are stored as bits 5 4 3 2 7 6 The macros to access the immediate displacement here are:

```
#define EXTRACT_CSSTYPE_IMM(x) (RV_X(x, 7, 6) << 0)
#define ENCODE_CSSTYPE_IMM(x) (RV_X(x, 0, 6) << 7)
```

The encoding of instruction c.swsp needs only one source register: the source of the 32 bit data to store in memory. Any register will do since we have a register number in 5 bits. The value of the immediate displacement will be added to the stack pointer scaled by 4 to form the effective address. In the example above the 6 binary is scaled to 24. <sup>13</sup>

The argument description string is "CV,CM(Cc)": We need a register name (CV), followed by a small constant (CM) that is a displacement (the parentheses) of the stack pointer (Cc). The constant value will be zero extended, since obviously negative offsets for the stack aren't very useful!

The reach of this instruction is  $2^7-1$  values since we have 7 bits. Scaled by 4, i.e. 127 \*  $4 \rightarrow 508$ .

And... "one more thing" as Steve Jobs liked to say, there is a problem with zero off-sets from the stack pointer. Normally a zero offset is omitted, i.e. you do NOT write sw a6,0(sp), you just write sw a6,(sp). The handling of the CM directive tests for this with the function riscv\_handle\_implicit\_zero\_offset.


## 1.7.4 The wide immediate (CIW) format

This format is used to encode a constant in bits 5 to 12. It is used in the addi4spn instruction. The constant encoded in those 8 bits is scaled by 4, i.e. the two lower bits are implicit zeroes. The scaled value will be added to the stack pointer and written to the register whose index is stored in the 3 bits rd'. This instruction builds then pointers to values stored in the local stack frame.

- 1. The OP field is zero.
- 2. The destination (rd') is 7, the register number in 3 bits of the a5 register
- 3. Now, this is more complicated to explain. The poor immediate bits are *scrambled*, i.e. they are **not** in the natural order but in the order: 5, 4, 9, 8, 7, 6, 2, 3. The bits 1 and

<sup>&</sup>lt;sup>13</sup>By an unfortunate coincidence the scrambled bits of the constant are 011000, what is 24 in binary. Beware, nothing in this business is simple, and a 24 can be scrambled to 6, then scaled to 24 back again.

Figure 1.13: Store to stack offset (CIW) instructions layout



0 are implicitly zero. The quantity (128) has a single bit on at the position 7, what in our scrambled layout corresponds to bit 8. <sup>14</sup>. The Risc-V ISA manual justifies this saying:

The immediate fields are scrambled in the instruction formats instead of in sequential order so that as many bits as possible are in the same position in every instruction, thereby simplifying implementations. <sup>15</sup>

The "simpliying" above refers to hardware simplification.

4. The Extra-3 field is zero.


The macros used to access the immediate are:

```
#define EXTRACT_CIWTYPE_ADDI4SPN_IMM(x) ((RV_X(x, 6, 1) << 2) |\
(RV_X(x, 5, 1) << 3) | (RV_X(x, 11, 2) << 4) | (RV_X(x, 7, 4) << 6))
#define ENCODE_CIWTYPE_ADDI4SPN_IMM(x) ((RV_X(x, 2, 1) << 6) |\
(RV_X(x, 3, 1) << 5) | (RV_X(x, 4, 2) << 11) | (RV_X(x, 6, 4) << 7))
```

The argument description string for this instruction is "Ct,Cc,CK"

### 1.7.5 The compressed load (CL) format

Figure 1.14: Compressed load CL Instruction layout



- 1. The OP field is zero.
- 2. The destination register is 5 (a3).  $^{16}$

 $<sup>^{-14}</sup>$ The number 128 is 1000 0000 in binary. Bit 7 is one. In the scrambled order we have bit 7 in the fourth position of the immediate field, counting from left to right, as shown in the figure 1.13

 $<sup>^{15}\</sup>mathrm{Risc\text{-}V}$  Unprivileged ISA V20191213  $\S16.2$ 

<sup>&</sup>lt;sup>16</sup>These values are in table 1.4

- 3. This field corresponds to an offset from a register. The constant should be aligned by a multiple of 4, since we are loading 4 bytes. The two lower bits then should be zero and they are implicit, i.e. they are absent from the encoding. The value is split between two bits at positions 5 and 6, and the rest in positions 10, 11, and 12. The two bits in positions 5 and 6 are scrambled, and bit 6 corresponds to bit 2 of the immediate and bit 5 is bit 6 of the immediate value, they are not consecutive.
- 4. The rs1' field contains 1 1 1, what corresponds to x15 (a5).
- 5. We have in bits 10, 11, and 12 the bits 3, 4, and 5 of the immediate value.
- 6. The extra-3 field contains constant 2.

## 1.8 The opcode table

The full table of opcodes (called riscv\_opcodes) consists of entries with the following structure:

```
struct riscv_opcode {
const char *name;
```

The name of the instruction in lower case. This is also the used as the key to the hash table. Several instructions can share the same name, and they are recognized by their different arguments.

```
unsigned xlen_requirement;
```

The word bit length (32, 64, or 128) that is required to use this instruction. A zero here means no requirement.

```
enum riscv_insn_class insn_class;
```

The instruction class to which it belongs. For instance the instructions belonging to the basic integer operations are INSN\_CLASS\_I one of the member of the enum riscv\_insn\_class. This was used to decide whether or not this instruction is legal in the current machine architecture context, but this test has been dropped since we assume that the compiler will not generate instructions that are illegal for the target machine.

```
const char *args;
```

A string describing the arguments for this instruction. This string will be interpreted by the riscv\_ip function in a rather big set of nested switch statements.

```
insn_t match;
insn_t mask;
```

The basic opcode for the instruction. When assembling, this opcode is modified by the arguments to produce the actual instruction that is used. If pinfo is INSN\_MACRO, then this is 0. Otherwise the mask field is a bit mask used to isolate the relevant portions of the opcode when disassembling. If pinfo is INSN\_MACRO then this field contains the macro identifier, encoded as a member of an anonymous enumeration and casted to an integer.

```
int (*match_func) (const struct riscv_opcode *op, insn_t word);
```

A function to determine if a word corresponds to this instruction. Usually, this computes ((word & mask) == match).

```
unsigned long pinfo;
```

INSN\_XX\_BYTE

Additional information about the instruction. They are:

chine or more

Symbol Description

INSN\_ALIAS Just an alias, for example "mv" for "addi dest,src,zero

INSN\_BRANCH Unconditional branch

INSN\_CONDBRANCH Conditional branch

INSN\_JSR Jump to a subroutine

INSN\_DREF Data reference

INSN\_V\_EEW64 Instruction allowed only when the machine is a 64 bit ma-

5 different data size specifiers, for XX=1, 2, 4, 8, or 16 bytes

Table 1.6: Opcode flags

};

The field args above needs more explanation. It is a one (or more) letters that represent the type of argument that can be expected in an instruction. This can be a register, a constant within a certain range, or other things. During assembly, the assembler reads and interprets this character string to weed out wrong choices or emit warnings, and to verify that all constrains are met.

The table below should document all the letters used by the riscv\_ip function. They are listed in the order they appear there; only for the first level. If a letter has a continuation (for instance for the compressed instructions), the secondary switch statement is explained in another table <sup>17</sup>.

Table 1.7: Opcode arguments letters

Char	Description					
\0	End of the argument string. Here are done the final checks, for instance					
	that this instruction corresponds to the bit length of the machine (64 bit					
	instructions can't be done in a 32 bit machine). It checks also if the end					
	of the argument string coincides with the end of the actual arguments					
	present. If everything goes well it sets the errors to zero and branchs to					
	the end of the riscv_ip function.					
С	Compressed format instructions. This leads to a nested switch state-					
	ment, since all the compressed argument descriptions begin with a C					
	letter. This switch is described in table 1.9 page 35.					
$\overline{V}$	Vector instructions. This leads to a nested switch statement too.					
,	Synchronization. Arguments are separated by commas. The software					
	tests this and ignores the separators.					
()[] < > Z	Displacement or index. Same behavior as for commas.					
<	Shift amount for shifts less than 32.					
>	Shift amount for 0 to word length - 1.					
$\overline{z}$	CSRRxI Immediate. Control and Status Registers are specified in a					
	different instruction format. For this to work, you have to have access					
	to a CPU with the 'z' extension.					
$\overline{E}$	Control register number. This is used only in privileged instructions.					
m	Rounding mode. This argument expects a character string represent-					
	ing the rounding mode. It can be one of "rne", "rtz", "rdn", "rup",					
	"rmm", 0,0,"dyn". See table 1.8 page 35.					
PQ	Fence predecessor or successor					
	I .					

<sup>&</sup>lt;sup>17</sup>Nested tables are as difficult to read as nested switch statements.

Table 1.7: Opcode arguments letters

$\overline{d}$	Destination register.
S	First source register. Also called src1 in the documentation.
t	Second source register. The 't' is for target. It is also called src2 in
	the documentation.
r	RS3
D	Floating point destination register
S	Floating point source 1.
$\overline{T}$	Floating point source 2
U	Floating point source 1 and 2
R	Floating point RS3.
F	Expects a bit field, that is defined by the following character
I	M_LI macro. Immediate value.
A	Requests a symbol
В	Requests a symbol or a constant.
j	Sign extended immediate.
q	Expects a register store displacement.
О	Expects a load displacement.
1	Used for thread local storage.
р	PC relative offset
0	Expects a zero displacement. For instance: lr.w a5,0(sp).
u	Expects a 20 bit immediate
a	20 bit relative offset.
c	Call using the global object table
O	Opcode field
У	bs immediate for branch offsets.
Y	rnum immediate
${f z}$	Expects a zero
W	Various operands
X	Integer immediate
Xu	eXtract unsigned $n$ bits starting at position $m$ . These arguments look
	like this: Xu2@25, meaning eXtract 2 bits starting at bit 25.

Below is the set of rounding modes for the  ${\tt m}$  parameter. It has been taken from the Sifive  $\rm site^{18}.\ Edited$  in May 27th 2020.

Table 1.8: Accepted rounding modes for the 'm' parameter

Binary	Mnemonic	Meaning
Value		
000	rne	Round to Nearest, ties to Even
001	$\mathrm{rt}\mathrm{z}$	Round towards Zero
010	rdn	Round Down (towards $-\infty$ )
011	rup	Round Up (towards $+\infty$ )
100	rmm	Round to Nearest, ties to Max Magni-
		tude
101		Invalid. Reserved for future use.
110		Invalid. Reserved for future use.

<sup>18</sup> https://observablehq.com/@nschwass/riscv-f-extension-single-precision-floating-point-instruction The URL seems truncated but it is not...

Table 1.8: Accepted rounding modes for the 'm' parameter

111	dyn	In instruction's rm field, selects dy-
		namic rounding mode; In Rounding
		Mode register, Invalid.

The C (compressed) instructions are differentiated by the following letters:

Table 1.9: Compressed instruction types

Char	Description	Char	Description
s	Source register 1 (x8-x15)	W	Source 1 and destination when
			they are the same
t	Source 2 with x8-x15	X	Source 2 and destination are the
			same. x8-x15 only.
U	Source 1 and destination the	V	Source 2
	same.		
c	Source 1 constrained to be sp	Z	Source 2 should be the zero reg-
			ister
>	Shift amount between 0 and	5	Five bit field
	word length - 1		
6	Six bit numeric field	8	Eight bit field
<u>j</u>	Non-zero immediate	k	Immediate (possibly zero)
1	Load immediate (64 bits)	m	Load immediate
n	Immediate offset from SP	О	C.addiw, c.li, and c.andi al-
			low zero immediate. C.addi
			allows zero immediate as hint.
			Otherwise this is same as 'j'.
K	scaled by 4 stack addend	L	Stack offset scaled by 16
M	Scaled by 4 stack displace-	N	Data reference with offset from
	ment(32 bits store)		stack scaled by 4(64 bits store)
u	Immediate for jumps	V	Immediate for jumps
S	Floating point source 1 x8-x15	D	Floating point source 2 x8-x15
Т	Floating point source 2	F	Field of 6, 4, 3, or 2 bits

This is an example for an instruction entry in the opcodes table:

{"addi",0,INSN\_CLASS\_C,"Ct,Cc,CK",MATCH\_C\_ADDI4SPN,MASK\_C\_ADDI4SPN,\match\_c\_addi4spn,INSN\_ALIAS},

After parsing the name of the instruction, the riscv\_ip function examines entries in the opcode table starting with the first one that has this name. It copies this entry into temporary storage because it will modify it later (using the create\_insn function).

Then, it uses the letter in the args character string to check if there is a match. If there is, it stores immediately the bits into the instruction copy. But, as mentioned above, if there isn't any match, all the work is discarded and riscv\_ip starts over using a saved pointer to the start of the arguments.

This way it ensures that eventually, the good instruction will be discovered, if at all. It is a slow process, since in many cases 4 other 5 instructions will be parsed and discarded until the correct one is found. Since the order of the opcodes is crucial the most used instructions can be the last ones to be found, what compounds the problem.

Several solutions can be imagined to speed up things, but the question arises if the speed of the assembler encoding is really the limiting factor for the compilation process. In a very cheap riscv machine assembling a 3.6Mb file takes 1.7 seconds, including the time for i/o from disk.

## 1.9 Writing the object file

After we have encoded all instructions and setup all the static data, processed all the assembler directives, we arrive at the end of the file, and we start preparing for writing the result of our efforts: the object file.

This file is written according to the ELF (Executable and Link Format.)<sup>19</sup> standard. This file format is extensively described in a lot of documentation floating in the internet, so it is not necessary to repeat all that here.

Before we start writing out things we must finish the assembling process.

- We have a long list of "fragments", each holding a piece of the final section... we have to stitch all that together.
- We have some symbols that still haven't got a specific location. We should resolve them.
- We have to prepare to write the file header and the section headers.
- We have symbols in an internal format. We have to prepare to write them out in the ELF symbol format.
- References to symbols (fixups) must be resolved as far as it is possible. Of course some symbols are just externals, and can't be resolved anyway.

## 1.9.1 Write the object file

The write\_object\_file function is a very long one (more than 250 lines). Here is a detailed account of it:

- subsegs\_finish This function does mainly two things:
  - 1. Correctly align the section.
  - 2. Finish the last fragment, so that there isn't any half done fragment.
- riscv\_pre\_output\_hook This function finishes optimizations of the eh\_frame output. Basically, if a subtraction from two symbols is performed, it is feasible to substitute the subtraction by a constant when the two symbols are in the same fragment. Sometimes, however, it is impossible to know if that is the case. In that case the optimization is postponed to the end of the assembly. This is done here.
- The assembler creates some sections to store its own data. They need to be discarded now, since they aren't needed any more. Once we do that, the sections need to be renumbered since we have thrown away some.
- chain\_frchains\_together This function manipulates the next and previous pointer of the fragment chains to make a single list. Now, since we have chained everything in a single list, any new relocations must be done not relative to a fragment, but relative to the start of the big list. We record that we have done the fragment reorganization in the variable frags\_chained.
- merge\_data\_into\_text. If the user specified (with the -R flag) that data sections should go into the text segment to make the data read-only, we should merge the data and the text sections. This is done now.
- we keep calling relax\_segment until we record that there isn't any more changes.

<sup>&</sup>lt;sup>19</sup>Unix is fond of mythological names: We have magic numbers, Elfs, dwarfs, daemons...

```
rsi.pass = 0;
while (1) {
    rsi.changed = 0;
    map_over_sections(relax_seg,&rsi);
    rsi.pass++;
    if (!rsi.changed)
        break;
}
```

rsi is a variable of type struct relax\_seg\_info<sup>20</sup>. The function map\_over\_sections just calls the function given in argument for each section in the output file.

- size\_seg. Now that the address and size of all fragments is known, we can calculate the total size of each segment.
- dwarf2dbg\_final\_check. This is interesting stuff. There is a proposal from Alexandre Oliva<sup>21</sup> that introduces the concept of "view numbers" where the same program counter can belong to several views. The underlying need for this are inlined functions, where the inlined code can belong to the current function, or it can be understood as part of the inlined function, allowing the debugger to trace through the inlined function as if it were a normal function call.<sup>22</sup>
- create\_obj\_attrs\_section creates a section to hold all program attributes. The attributes should refer to the CPU type where the program can run.
- All relocations refer to symbols. So we have to resolve symbols before doing the relocations. this is done

```
if (symbol_rootP) {
    symbolS *symp;

for (symp = symbol_rootP; symp; symp = symbol_next(symp))
    resolve_symbol_value(symp);

resolve_local_symbol_values();

resolve_reloc_expr_symbols();
```

The resolve\_symbol\_value function tries to determine the value of a possibly very complex expression and assigning it to the symbol.

The resolve\_local\_symbol\_value organizes a traversal of the hash symbol table to resolve all local symbols.

<sup>&</sup>lt;sup>20</sup> A very simple structure:

struct relax\_seg\_info {int pass; int changed;}

The pass member is incremented but never used. It is there to allow debugging infinite loops that could arise.

 $<sup>^{21} {\</sup>tt https://www.fsfla.org/~lxoliva/}$ 

 $<sup>^{22}</sup>$ The whole proposal text is here:

This proposal introduces a new implicit column to the line number table, namely "view numbers", so that multiple program states can be identified at the same program counter, and extends loclists with means to add view numbers to address ranges, enabling locations to start or end at specific views.

This may improve debug information, enabling generators to indicate inlined entry points and preferred breakpoints for statements even if instructions associated with the corresponding source locations were not emitted at the given PC, and to emit variable locations that indicate the initial values of inlined arguments, and side effects of operations as they would be expected to take effect from the source code, even when multiple statements have their side effects all encoded at the same PC: with view numbers, debug information consumers may be able to logically advance the perceived program state, so as to reflect user-expected changes specified in the source code, even if the operations were reordered or optimized out in the executable code.

- elf\_frob\_file\_before\_adjust will go through all symbols and will eliminate unneeded versions of versioned symbols.
- adjust\_reloc\_syms will go through all symbols and try to replace the references to symbols by references to the section symbol + offset.
- fix\_segment. This function will go through all fixups of a segment and resolve those that can be resolved at this stage. For instance if a fragment's address has been resolved any fixup mentioning this address can be resolved too. Or when a symbol has been resolved, the fixup can be eliminated.
- Now it's time to write the symbol table. The code goes through all symbols checking that:
  - 1. Local labels are defined.
  - 2. Splice out symbols that should be ignored, like symbols that were equated to bss or to undefined symbols.
  - 3. elf\_frob\_symbol Will take care of symbol versioning and associated complexi-
  - 4. Take care of "warning" symbols, i.e. symbols that are there just to generate a warning. They are just skipped.
  - 5. Take care of the infinite possibilities of bugs... For instance there could be symbols that were emitted before an alignment that ended as a zero byte alignment. They are unnecessary. Get rid of them.
- set\_symtab. This function counts the symbols, and allocates a table that will be used to store the symbols to be written out.
- elf\_frob\_file. This function does two things:
  - 1. In the case we are emitting stabs debug information, fill the header with the number of stabs, and other information.
  - 2. Do the checks necessary for putting in the elf file flags, the necessary description of the target machine.
- write\_relocs. Write out all relocations.
- elf\_frob\_file\_after\_relocs. If we have a group of sections, and we have established the number of relocations, it could be that a section has no longer any relocations or that the number of relocations has changed. In that case the size of the group must be adjusted.
- Once the relocations have been prepared for writing, we can compress the debug section, if necessary. This must be done before anything is written out since it makes the size of the file change.
- write\_contents. this function organizes the actual writing out of the data. It writes the fixups, the section contents and the fill data to align sections. This is done using the set\_section\_contents function. This function makes some checks and then calls elf\_set\_section\_contents.

This one makes some further checks, copies the contents into the image of the section in RAM and calls generic\_set\_section\_contents that makes some checks and positions the file pointer at the correct position, then finally calls bfd\_bwrite that will send the data to the disk with fwrite.

Described like that, this whole bunch of stacked procedures seems bloated but it is not. Each one takes a piece of the work. The GAS code is written by defensive programmers and defensive programming is not a bad idea. It pays when you have clear error messages and not bad results. Bugs provoked by missing sanity tests are very difficult to find, bugs with clear error messages spare you the time consuming search for "where is the bug?". They pop up with an error message and you instantly know where the problem is.

#### 1.10 Assembler directives

Directives are defined in a table of structures of type pseudo\_typeS:

```
Listing 1.5: struct pseudo typeS
```

```
1 typedef struct _pseudo_type {
2     /* Assembler mnemonic in lower case, without the implicit dot '.' */
3     const char *poc_name;
4     /* Function that will be called to handle this directive */
5     void (*poc_handler) (int);
6     /* Value to pass to handler. */
7     int poc_val;
8 } pseudo_typeS;
```

The assembler defines several tables of this structures. We have the main one, potable and several others: cfi\_pseudo\_table for the debug information, elf\_pseudo\_table for the directives concerning the object code format, and a riscv\_pseudo\_table for several riscv specific directives.

All of them will be called from read\_a\_source\_file function. Here is the relevant code snippet:

```
1 if (*s == '.') {
2    /* PSEUDO - OP. WARNING: Next_char may be end-of-line. We lookup the pseudo-op
3    * table with s+1 because we already know that the pseudo-op begins with a '.' */
4    pop = str_hash_find(po_hash,s + 1);
5    if (pop && !pop—poc_handler)
6        pop = NULL;
7    // ... code elided
8    /* Input_line is restored. Input_line_pointer—>1st non-blank char after
9    * pseudo-operation. */
10    (*pop—poc_handler) (pop—poc_val);
11 }
```

The po\_hash table is built when the assembler starts, containing the different tables mentioned above. The function that does this is very simple:

Listing 1.6: pop\_insert

```
1 static void pop_insert(const pseudo_typeS * table)
2 {
      const pseudo_typeS *pop;
3
      for (pop = table; pop->poc_name; pop++) {
4
           if (str_hash_insert(po_hash,pop \rightarrow poc_name,pop,0) \neq NULL) {
5
               if (!pop_override_ok)
6
                   as_fatal("error constructing %s pseudo-op table",
                       pop_table_name);
9
           //else printf("%s \n", pop \rightarrow poc_name);
10
      }
11
12 }
```

Just a loop inserting each member of the given table. The variable pop\_override\_ok is a global that will be zero if we don't accept any insertions with the same name.

That function will be called from pobegin, that looks like this:

#### Listing 1.7: pobegin

```
static void pobegin(void)
2 {
      po_hash = str_htab_create();
3
      pop_table_name = "md"; /* Do the target-specific pseudo ops. */
4
      pop_override_ok = 0; /* Do not accept any shadowing */
5
      pop_insert(riscv_pseudo_table);
6
      pop_table_name = "obj"; /* Object specific. Skip any already present */
      pop_override_ok = 1;
      pop_insert(elf_pseudo_table);
10
      pop_table_name = "standard": /* Now portable ones. Skip any already present */
11
      pop_insert(potable);
      pop_table_name = "cfi"; /* Now CFI ones. */
12
13
      pop_insert(cfi_pseudo_table);
14 }
```

This code ensures that machine specific directives shadow any object or standard directives since they are inserted first. The global variable pop\_table\_name is used for error messages only, as we have seen in the code of pop\_insert<sup>23</sup>.

# 1.10.1 .align, .p2align, p2alignw, p2alignl

Entries in the table:

```
{ "align",s_align_ptwo,0},
{ "p2align",s_align_ptwo,0},
{ "p2alignw",s_align_ptwo,-2},
{ "p2alignl",s_align_ptwo,-4},
```

These four entries lead to calls to the same function, albeit with different arguments.

```
void s_align_ptwo(int arg) { s_align(arg,0); }
```

s\_align receives two arguments. The first one, if positive, defines a default alignment. If negative, it defines a length of a fill pattern. The second argument, if positive, should be interpreted as a byte boundary, not as a power of two. Now, if the first argument was negative, the second argument should contain the fill pattern.

All arguments are optional. If none is given, the alignment defaults to the argument that will be given to s\_align\_ptwo.

The s\_align function calls eventually do\_align. The comment at the start of this function says it all:

```
/* Guts of .align directive: N is the power of two to which to align. A value

* of zero is accepted but ignored: the default alignment of the section will

* be at least this. FILL may be NULL, or it may point to the bytes of the fill

* pattern. LEN is the length of whatever FILL points to, if anything. If LEN

* is zero but FILL is not NULL then LEN is treated as if it were one. MAX is

* the maximum number of characters to skip when doing the alignment, or 0 if

* there is no maximum. */
```

But we aren't done yet. do\_align calls md\_do\_align that is actually a macro:

<sup>&</sup>lt;sup>23</sup>Looking at this code I do not quite understand why there isn't an additional parameter to pop\_insert instead of a global variable. Probably it is difficult to modify the syntax for all back-ends of GAS.

```
#define md_do_align(N, FILL, LEN, MAX, LABEL) \
if ((N) \neq 0 && !(FILL) && subseg_text_p (now_seg)) \
{
    if (riscv_frag_align_code (N)) \
    goto LABEL;
}
```

The actual call sequence looks like this:

```
md_do_align(n,fill,len,max,just_record_alignment);
```

Yes, there is *still* another level. And in this level we discover that we just can't align anything. The riscv linker changes the size of some instructions, allowing compressed instructions where possible, what will change the adresses of all subsequent instructions. So, the only thing that riscv\_frag\_align\_code can do is just emit an alignment relocation that will tell the linker that this fragment needs to be aligned.

Obviously, all this lengthy process could be simplified a lot, but I have tried to keep the original structure, it may be useful to understand GAS in the context of other machines.

## 1.10.2 .ascii, .asciiz, .string, .string8, .string16, .string32, .string64

All these directives lead to the stringer function. The entries are as follows:

The stringer receives an odd argument when it should append a zero to its output. The numbers represent how many bytes should it use for each character. The input is done by following input\_line\_pointer that is a global pointer to the assembler text. stringer's code is easy to follow, so it is not further described here.

#### 1.10.3 bss

Changes (if necessary) the current section to he bss. This section contains uninitialized data and will set to zero at the program's start by the loader. This directive will calls obj\_elf\_bss, a small function that realizes this change.

```
1 /* Change to the .bss section. */
2 static void obj_elf_bss(int i ATTRIBUTE_UNUSED)
3 {
4    int    temp;
5    obj_elf_section_change_hook();
6    temp = get_absolute_expression(); // Optional subsection. Normally blank
7    subseg_set(bss_section,(subsegT) temp);
8    demand_empty_rest_of_line();
9 }
```

Function obj\_elf\_section\_change\_hook remembers the section before the change so that a .section previous directive can find it. See §1.10.21, page 54 for subseg\_set.

#### 1.10.4 .byte, .dc, .dc.a, .dc.b, .dc.d, .dc.l, .dc.s, .dc.w, etc

```
1 {"byte", cons,1},
2 {"dc", cons,2},
```

```
{"dc.a", cons,0},
3
       {"dc.b", cons,1},
       {"dc.d",float_cons,'d'},
       {"dc.1", cons,4},
       {"dc.s",float_cons,'f'},
       {"dc.w",cons,2},
       {"hword", cons,2},
9
       {"int", cons, 4},
10
       {"octa", cons, 16},
11
       {"quad", cons, 8},
12
       {"short", cons,2},
13
       {"long", cons, 4},
14
       {"quad", cons, 8},
15
       {"word", cons, 2},
16
       {"2byte", cons,2},
17
       {"4byte", cons,4},
18
       {"8byte", cons,8},
19
       {"half", cons, 2},
20
```

GAS likes to be compatible. The consequence of that is the above list. All those directives lead to the same function. You can write a two byte constant with .short, .dc, .dc.w, .hword, .2byte and .half.  $^{24}$ 

So, what does this cons function do?

It is a fairly simple function, consisting in a loop reading expressions separated by commas. In the original code, the crucial lines look like this:

```
do {
1
           TC_PARSE_CONS_RETURN_TYPE ret = TC_PARSE_CONS_RETURN_NONE;
2
           ret = TC_PARSE_CONS_EXPRESSION(&exp,(unsigned int)nbytes);
3
4
           if (rva) {
5
               if (exp.X_op == 0_symbol)
                  exp.X_op = O_symbol_rva;
                  as_fatal(("rva without symbol"));
9
           }
10
           emit_expr_with_reloc(&exp,(unsigned int)nbytes,ret);
11
           ++c:
12
       } while (*input_line_pointer++ == ',');
13
```

The problem with macros such as those here (lines 2 and 3), is that they make impossible to know what is going on actually in the program. Translated into C, these two lines expand into:

```
do {
    bfd_reloc_code_real_type ret = BFD_RELOC_NONE;
    ret = (expr(0, &exp, expr_normal), BFD_RELOC_NONE);
    ... // The rest is the same
}
```

Line 2 shows that ret is a member of the enumeration bfd\_reloc\_code\_real\_type that is assigned zero.

Line 3 is a comma expression, that in its first statement evaluates a call to expr, that reads an expression from input\_line\_pointer and in the second (and last) one evaluates to a constant that is assigned to the ret variable.

Besides this small problem, cons doesn't present any big difficulties.

<sup>&</sup>lt;sup>24</sup>The directives .2byte, .4byte, etc are used by gcc mainly within the debug information.

#### 1.10.5 data

Tells the assembler to change (if necessary) to the data section. This directive is handled by the s\_data function:

```
Listing 1.8: s data
```

```
1 static void s_data(int ignore ATTRIBUTE_UNUSED)
2 {
3
      segT
                  section;
      int
4
              temp;
5
6
      temp = get_absolute_expression();
      if (flag_readonly_data_in_text) {
7
          section = text_section;
          temp += 1000;
9
      } else section = data_section;
10
      subseg_set(section,(subsegT) temp);
11
12
      demand_empty_rest_of_line();
13 }
```

If the data section is readonly, a special subsegment in the text section is used.<sup>25</sup> See §1.10.21, page 54 for subseg\_set.

## 1.10.6 debug, extern, format, Iflags, name, noformat, spc, xref

All those directives have only *one* thing in common: they are completely **ignored** by the GNU assembler. It just advances the line pointer to the end of the line.

Why this?

As you guessed, it is just a compatibility feature.

```
{"debug",s_ignore,0},
{"extern",s_ignore,0},/* We treat all undef as ext. */
{"format",s_ignore,0},
{"lflags",s_ignore,0},/* Listing flags. */
{"name",s_ignore,0},
{"noformat",s_ignore,0},
{"spc",s_ignore,0},
{"xref",s_ignore,0},
```

As the comment shows, declaring a symbol *extern* doesn't do anything. The assembler declares all undefined symbols **extern**. This implies that if a misspelled name appears in your assembler program you will see it at link time, not at assembly time. No big deal anyway.

More problematic is ignoring directives like xref or debug. These directives are expected to do something, and silently accepting and ignoring them will provoke in people that expect some result from their directives to search in vain why the assembler is not doing what they have written.

This is worst than a clear error message: "unknown directive". Much worst. That is why those directives aren't accepted any more in tiny-asm, except the **extern** one, because that one *does* what the user is expecting.

# 1.10.7 equ, equiv, eqv, set

```
.equ symbol, expression
```

<sup>&</sup>lt;sup>25</sup>It could be possible to set the flags of the data section to read-only, but GAS prefers this methods for portability reasons... Not all systems probably support that.

This directive sets the value of symbol to expression. It is synonymous with '.set';

This is something similar to

# $\texttt{\#define} \bot \texttt{name} \bot \texttt{another\_name}$

in C. There are some subtleties though. The equiv directive will complain if the first symbol is already defined. The eqv directive announces to the assembler that the right hand side is a forward reference.

```
1 {"equ",s_set,0},
2 {"equiv",s_set,1};
3 {"eqv",s_set,-1},
4 {"set",s_set,0},
```

The s\_set function is simple to follow.

# 1.10.8 globl

```
.global symbol[, symbol, symbol, ...]
```

.global makes the symbol visible to ld. If you define symbol in your partial program, its value is made available to other partial programs that are linked with it. Otherwise, symbol takes its attributes from a symbol of the same name from another file linked into the same program.

In the potable we have:

```
1 Table: (potable)
2 {"global",s_globl,0},
3 {"globl",s_globl,0},
```

Unix has a big problem with vowels. They are shunned everywhere. Why write glob1? Is the absence of a poor vowel really that shorter? Or is the necessary effort of remembering its absence when writing the program (taking precious memory space in the brain) even costlier?

Well, at least the assembler lets you decide, you can use both.

Coming back to our source code, the s\_glob1 function is a very simple and short one. It just scans names and adds the EXTERNAL bit to each of the symbols scanned in a loop (not shown).

```
if ((name = read_symbol_name()) == NULL)
return;
symbolP = symbol_find_or_make(name);
S_SET_EXTERNAL(symbolP);
```

# 1.10.9 attach to group

#### Syntax:

```
.attach_to_group <name>
Table: (elf_pseudo_table)
    {"attach_to_group",obj_elf_attach_to_group,0},
```

This will attach the current section to the named group. If the group doesn't exist it will be created. The obj\_attach\_to\_group function just changes a pointer and the flags of the current section. The relevant lines (without error checking etc) of this function are:

```
elf_group_name(now_seg) = gname;
elf_section_flags(now_seg) |= SHF_GROUP;
```

#### 1.10.10 .comm, .common, .lcomm

Only the directive .comm and .lcomm are documented in the official documentation.

#### Syntax:

```
.comm symbol , length
Table: (elf_pseudo_table)
{"comm",obj_elf_common,1},
{"lcomm",obj_elf_lcomm,0},
```

.comm declares a common symbol named symbol. When linking, a common symbol in one object file may be merged with a defined or common symbol of the same name in another object file. If ld does not see a definition for the symbol—just one or more common symbols—then it will allocate length bytes of uninitialized memory. length must be an absolute expression. If ld sees multiple common symbols with the same name, and they do not all have the same size, it will allocate space using the largest size.

.1comm (local common) has the same syntax as comm but the symbol is just declared in the bss section and not make visible.

.common is a synonym for comm even if it receives a different argument because actually... the argument is ignored!

The function **s\_comm\_internal** is mostly parsing and error checking. The essential lines are at the end:

```
S_SET_VALUE(symbolP,(valueT) size);
S_SET_EXTERNAL(symbolP); // This is absent in lcomm
S_SET_SEGMENT(symbolP,bfd_com_section_ptr);
```

# 1.10.11 .hidden

# Syntax:

```
.hidden symbol-name [, symbol-name, ...]
```

Sets the visibility of a symbol, i.e. if it is visible for modules outside the one being assembled. This directive implies *protected* as well.

It is handled by the obj\_elf\_visibility function. function.

# 1.10.12 .ident

```
Syntax:
.ident "A string"
Table: elf_pseudo_table
{"ident",obj_elf_ident,0},
```

This directive writes any string into the comments section of the file. For instance:

```
.ident "I love you Barbie"
```

Assembling your file, you can display it to your girlfriend with:

```
star64:~/tiny-asm$ asm sample.s
star64:~/tiny-asm$ objdump -s -j .comment a.out
a.out: file format elf64-littleriscv

Contents of section .comment:
0000 0049206c 6f766520 796f7520 42617262 .I love you Barb
0010 696500 ie.
```

She will be surely greatly impressed... The obj\_elf\_ident function creates the .comments section if it is not already present. Then, it calls the stringer for parsing. You can write any number of these comments.

#### 1.10.13 insn

```
Syntax:
.insn type, operand [,...,operand_n]
.insn insn_length, value
.insn value
Table: riscv_pseudo_table
{"insn",s_riscv_insn,0},
```

This directive assembles an unknown instruction into the instruction stream. For instance, using the first type of syntax, let's say you want to want to issue the instruction add a0,a1,a2. First, you have to look up what type of instruction it is. It is an "R" type of instruction. You write as first argument "r".

After the type, you should give the fields of the R format that are fixed: the opcode, the extra-3 and the extra-7 fields. In this case both are zero. And then, you should give the arguments of the instruction, i.e. the register names.

You should write then:

```
1 .insn r 0x33, 0, 0, a0,a1,a2
```

Note that there isn't any comma between the "r" and the 0x33! The "r" is understood as a part of the opcode.

Now where does this 0x33 come from?

If you go to the opcode table, and search for the "add" entries, you will see several of them. You should choose this one:

```
{"add",0,INSN_CLASS_I,"d,s,t",MATCH_ADD,MASK_ADD,match_opcode,0},
```

since the other ones further up are compressed (INSN\_CLASS\_C) and we do not want compression. The opcode is in the MATCH\_ADD field, that is defined in asm.h to be... 0x33. After the two zeroes of the bit fields associated with class "R" we write the 3 required register names.

How can we know that this is OK?

Easy: just write following assembler program:

```
add a0,a1,a2
.insn r 0x33, 0, 0, a0,a1,a2
Then assemble it, and then display the contents with
star64:~/tiny-asm$ objdump -d sample.o

sample.o: file format elf64-littleriscy
```

```
5 Disassembly of section .text:
6
7 00000000000000004 <main>:
8 4: 00c58533 add a0,a1,a2
9 8: 00c58533 add a0,a1,a2
```

We find the 0x33 in the lower 7 bits of the opcode field.

The other syntax variants of the directive are trivial.

We look the constant MATCH\_ADDW in asm.h, what gives 0x3b. So, as shown in 1.4 page 21, the two fields "extra-3" and "extra-7" are zero. We write then:

```
addw a0,a1,a2
insn r 0x3b, 0, 0, a0,a1,a2
and when disassembling we get:

4: 00c58533 add a0,a1,a2
8: 00c58533 add a0,a1,a2
c: 00c5853b addw a0,a1,a2
4 10: 00c5853b addw a0,a1,a2
```

The s\_riscv\_insn function essentially just calls riscv\_ip. The lookup of the "r" letter yields an entry into the riscv\_insn\_types table, that looks like this:

```
__{\| \{ \"r", 0, INSN_CLASS_I, \"04, F3, F7, d, s, t", 0, 0, match_opcode, 0},
```

where we see the length of the instruction (4 bytes) and the names of the 3 and 7 bits extra fields. Then, we find the usual denominations ("d,s,t") that we discussed when analyzing the string arguments to each opcode, see table 1.7 page 34.

**Conclusion** This is quite difficult stuff, because precisely the point of an assembler is to avoid you to encode manually the instructions. It is a *very* error prone process. And in the end if you write:

```
.word 0xc58533
```

it will work in the same way. The justification advanced by the GNU folks is that in future versions of the assembler you will *not* see this as just data, but as a real instruction.

Maybe. But I think a more real justification is that the riscv architecture itself allows for instruction extensions, and has a whole part of the instruction space available for standard or non-standard extensions to the accepted opcodes. The existence of an insn extension here, would allow the assembler to assemble code that uses those extensions.

## 1.10.14 internal

```
Syntax:
```

```
.internal symbol-name [, symbol-name, ...]
```

Sets the visibility of a symbol, i.e. if it is visible for modules outside the one being assembled. This directive implies *protected* as well.

It is handled by the obj\_elf\_visibility function. function.

#### 1.10.15 loc

```
Syntax:
```

```
.loc fileno lineno [column] [options]
Table: elf_pseudo_table
    {"loc",dwarf2_directive_loc,0},
```

Ahhh the old days, when everything was simple and clear! Remember when the debug information for the line number was just a triplet of address, file, line?

Say goodbye to that now, and welcome to DWARF<sup>26</sup>. The line number is a series of instructions to an interpreted language executed by a state machine.

Yes, you read correctly.

Conceptually we have a table of addresses, each one with as many properties as desired:

address	source file	source line	source column	state- ment?	basic block	other
0x40260	1	23	12	0	0	Cordinis
0x40264	1	23	12	1	1	

.

"... we design a byte-coded language for a state machine and store a stream of bytes in the object file instead of the matrix. This language can be much more compact than the matrix. When a consumer of the line number information executes, it must "run" the state machine to generate the matrix for each compilation unit it is interested in." <sup>27</sup>

The arguments for the .loc directive then, are as follows:

- fileno. The file index in the assembler's file table.
- lineno. Line number.
- column. This field is optional.
- options. They are the following:
  - basic\_block This instruction represents the start of a basic block.<sup>28</sup>
  - prologue\_end. End of the setup of the stack frame. This changes the state of the interpreter. In C it corresponds to the opening brace of a function.
  - is\_stmt⊔value Start of a statement sequence.
  - isa<sub>□</sub>value Sets the instruction set architecture register to value
  - An unsigned integer identifying the block to which the current instruction belongs. Discriminator values are assigned arbitrarily by the DWARF producer and serve to distinguish among multiple blocks that may all be associated with the same source file, line, and column. Where only one block exists for a given source position, the discriminator value should be zero. This is necessary because the compiler can move instructions around to keep the pipeline busy. Then, instructions belonging a one or several blocks could be mixed.
  - view. This is not in the 4th edition of the DWARF standard nor in the 5th. It has been added later probably. The documentation says:

This option causes a row to be added to .debug\_line in reference to the current address (which might not be the same as that of the following assembly instruction), and to associate value with the view register in the .debug\_line state machine. If value is a label, both the view register and the label are set to the number of prior .loc directives at the same program location. If value is the literal 0, the view register is set to zero, and the assembler asserts that there aren't any prior .loc directives at the

<sup>&</sup>lt;sup>26</sup>Critiques to DWARF abound. See for instance: https://tobast.fr/doc/publications/oopsla19-dwarf.pdf

<sup>&</sup>lt;sup>27</sup>DWARF Debugging Information Format Version 4, page 108

<sup>&</sup>lt;sup>28</sup>A basic block is a sequence of instructions where only the first instruction may be a branch target and only the last instruction may transfer control. A procedure invocation is defined to be an exit from a basic block.

same program location. If value is the literal -0, the assembler arrange for the view register to be reset in this row, even if there are prior .loc directives at the same program location.

Crystal clear isn't? <sup>29</sup>

The function dwarf2\_directive\_loc is interesting as an example of the functions used to parse data within the assembler. To make things a bit clearer I have added comments to everything.

```
Listing 1.9: Parsing .loc directive
```

```
dwarf2_directive_loc(int dummy ATTRIBUTE_UNUSED)
1 static void
2 {
       /* If we see two .loc directives in a row, force the first one to be output now.*/
3
      if (dwarf2_loc_directive_seen) dwarf2_emit_insn(0);
4
5
      offsetT filenum = get_absolute_expression();
                                                                       get absolute expression
      SKIP_WHITESPACE();
6
      offsetT line = get_absolute_expression();
       /* error checking: */
      if (filenum < 1) {
9
          /* DWARF5 specifies that a file number of zero indicates that
10
             the file is unknown */
11
          if (filenum == 0 && dwarf_level < 5) dwarf_level = 5;</pre>
12
          /* All other values are just nonsense */
13
          if (filenum < 0 || DWARF2_LINE_VERSION < 5) {
14
              as_bad("file number less than one");
15
              return;
16
          }
17
18
      if ((valueT) filenum > files_in_use || files[filenum].filename == NULL) {
19
20
          as_bad("unassigned file number %ld",(long)filenum);
21
          return:
      }
22
                                                                       debug_type
23
      gas_assert(debug_type == DEBUG_NONE);
      current.filenum = filenum;
24
      current.line = line;
25
                                                                       current
      current.discriminator = 0;
26
      SKIP_WHITESPACE();
27
      /* test for an optional column number */
28
      if (ISDIGIT(*input_line_pointer)) {
29
          /* We have the optional column number */
30
          current.column = get_absolute_expression(); SKIP_WHITESPACE();
31
      }
32
      /* Now we start parsing the "options" field */
33
      while (ISALPHA(*input_line_pointer)) {
34
                                                                       get symbol name
35
          char
                        *p,c = get_symbol_name(&p);
36
          offsetT
                        value;
          if (strcmp(p,"basic_block") == 0) {
37
38
              current.flags |= DWARF2_FLAG_BASIC_BLOCK;
39
              *input_line_pointer = c; // Restore character
          } else if (strcmp(p, "prologue_end") == 0) {
40
```

<sup>&</sup>lt;sup>29</sup>There is no other documentation anywhere that would state what this thing does in a more understandable way... Sorry.

```
if (dwarf_level < 3) dwarf_level = 3;</pre>
41
              current.flags |= DWARF2_FLAG_PROLOGUE_END;
              *input_line_pointer = c;
          } else if (strcmp(p, "epilogue_begin") == 0) {
45
              if (dwarf_level < 3) dwarf_level = 3;</pre>
              current.flags |= DWARF2_FLAG_EPILOGUE_BEGIN;
46
              *input_line_pointer = c;
47
          } else if (strcmp(p,"is\_stmt") == 0) { // is\_stmt <boolean value>}
48
              (void)restore_line_pointer(c);
49
              value = get_absolute_expression();
50
              if (value == 0) current.flags &= ~DWARF2_FLAG_IS_STMT;
51
              else if (value == 1) current.flags |= DWARF2_FLAG_IS_STMT;
52
              else { as_bad("is_stmt value not 0 or 1"); return; }
53
          } else if (strcmp(p,"isa") == 0) { // "isa" numbers are defined by the ABI
54
              if (dwarf_level < 3) dwarf_level = 3;</pre>
55
              (void)restore_line_pointer(c);
56
                                                                       restore line pointer
57
              value = get_absolute_expression();
              if (value \geq 0) current.isa = value;
58
              else {
59
                  as_bad("isa number less than zero");
60
                  return;
61
62
              }
63
          } else if (strcmp(p, "discriminator") == 0) {
              (void)restore_line_pointer(c);
65
              value = get_absolute_expression();
              if (value \geq 0) current.discriminator = value;
66
67
              else {
                  as_bad(("discriminator less than zero"));
68
                  return;
69
              }
70
          } else if (strcmp(p,"view") == 0) {
71
          /* Now we parse the mysterious "view" statement. */
72
              symbolS
                            *sym;
73
              (void)restore_line_pointer(c);
              SKIP_WHITESPACE();
75
76
              if (ISDIGIT(*input_line_pointer) || *input_line_pointer == '-') {
77
                   * Now, we expect either "0" or "-0"
78
                   */
79
                             force_reset = *input_line_pointer == '-';
                  bool
80
                  value = get_absolute_expression();
81
                  if (value \neq 0) {
82
                      as_bad("numeric view can only be asserted to zero"); return;
83
                  }
                  if (force_reset && force_reset_view) sym = force_reset_view;
85
87
                     sym = symbol_temp_new(absolute_section,&zero_address_frag,value);
                     if (force_reset) force_reset_view = sym;
88
89
              } else { // We have a symbol that will be put into the "view" register.
90
                                *name = read_symbol_name();
91
                  // We silently accept .loc view followed by nothing, without
92
                  // any warning or error.
93
                  if (!name) return;
94
                  sym = symbol_find_or_make(name);
                  free(name); // read_symbol_name allocates memory for its result
96
97
                  if (S_IS_DEFINED(sym) || symbol_equated_p(sym)) {
                     if (S_IS_VOLATILE(sym)) sym = symbol_clone(sym,1);
98
```

```
else if (!S_CAN_BE_REDEFINED(sym)) {
99
                           as_bad("symbol '%s' is already defined",S_GET_NAME(sym));
100
                               return: }
101
                   S_SET_SEGMENT(sym,undefined_section); S_SET_VALUE(sym,0);
102
                   symbol_set_frag(sym,&zero_address_frag);
103
               }
104
               current.u.view = sym;
105
           } else {
106
               as_bad("unknown .loc sub-directive '%s'",p);
107
               (void)restore_line_pointer(c); return;
108
109
           /* This macro differs from SKIP_WHITESPACE in that it ignores a double quotes
110
            * after the name */
111
           SKIP_WHITESPACE_AFTER_NAME();
112
                                                                   demand empty rest of line
\frac{113}{114}
                                                         6
       demand_empty_rest_of_line();
       dwarf2_any_loc_directive_seen = dwarf2_loc_directive_seen
115
                                                                      = true;
       /* If we were given a view id, emit row now */
116
       if (current.u.view) dwarf2_emit_insn(0);
117
118 }
```

- 1. The function get\_absolute\_expression reads a constant from the global line pointer and sets it to just after the last character of the constant. If any error occurs, it emits an error message and returns zero. If the expression is absent, it returns zero without any error message. This makes many things default to a convenient zero.
- 2. The value in the global variable debug\_type will be turned off by the function dwarf2\_directive\_filename, and if we don't have a dwarf style .file directive in between, then files\_in\_use will be zero and the error in line 15 will trigger.

  Note: The global debug\_type will be left to zero, effectively disabling the emission of any debug information by the assembler.
- 3. current is a structure of type dwarf2\_line\_info that holds the current context. We update it AFTER all error checking is done, to preserve a correct context in case of an error
- 4. The get\_symbol\_name function parses a symbol using input\_line\_pointer. It writes a zero immediately after the expected symbol and returns the value of the character at the position where zero was written. Its result is left in its pointer argument, that will point to the start of the symbol.
- 5. restore\_line\_pointer writes the previous character into the line pointer, advances to the next character and if it is a double quote, it ignores it by advancing again.
- 6. demand\_empty\_rest\_of\_line advances the line pointer to the next newline character. If there is anything in that part of the line it will complain with an error.

#### 1.10.16 local

```
Syntax:
.local symbol,symbol,...
Table: elf_pseudo_table
{"local",obj_elf_local,0},
```

This directive makes the given symbol a local symbol, not visible to other modules. Since all symbols are local unless declared extern or undefined, the utility of this is not clear.

The important lines of obj\_elf\_local are:

```
symbolP = get_sym_from_input_line_and_check();
S_CLEAR_EXTERNAL(symbolP);
symbol_get_obj(symbolP) -> local = 1;
```

### 1.10.17 option

## Syntax:

```
.option <option-name>
Table: riscv_pseudo_table
{"option",s_riscv_option,0},
```

This handles the update of several riscv related options. The example given in the GAS documentation runs as follows:

```
.option push
.option norelax
la gp, __global_pointer$
.option pop
```

In the "relaxation" process, the assembler tries to find shorter, compressed, sequences for instructions. It tries to substitute loading a global directly, for a shorter sequence that loads the address from an offset from the <code>\_\_global\_pointers</code> table. The problem arises when you want to load the address of the <code>\_\_global\_pointers</code> table itself. In that case you do NOT want the assembler to pick an offset since the <code>\_\_global\_pointers</code> table is not loaded. Then, you disable for a single instruction, this feature and all goes well.

Of course this happens only to people that are writing the startup code, or other assembler wizards. This kind of fiddling is *for them only*. Please do not mess around with any of this things yourself.

The code for s\_riscv\_options is trivial: a long series of:

```
if (strcmp(name,"push") == 0) { /* code for push option */}
else if (strcmp(name,"pop") == 0 {/* code for pop option */})
etc...
```

Other interesting values for .option are:

- pic or nopic. Enable or disable the position independent code generation. This corresponds to the -fPic flag in gcc.
- rvs or norvc. Enable or disable the compressed instructions generation.
- relax or norelax. Enable or disable relaxation.
- csr-check or nocsr-check. Enables or disables checking when using the CSR registers.
- Etc. There are many other obscure things to peruse here: https://sourceware.org/binutils/docs/as/RISC\_002dV\_002dDirectives.html

# 1.10.18 org

#### Syntax:

```
.org new-location-counter , fill byte
```

Advance the location counter of the current section to *new-location-counter*. It should be either an absolute expression or an expression with the same section as the current subsection. That is, you can't use .org to cross sections: if it has the wrong section, the .org directive is ignored. To be compatible with former assemblers, if the section of new-lc is absolute, as issues a warning, then pretends the section of new-lc is the same as the current subsection.

#### 1.10.19 protected

```
Syntax:
.protected symbol-name [, symbol-name, ...]
```

Sets the visibility of a symbol, i.e. if it is defined for modules outside the one being assembled, the definition in this module will be used.

It is handled by the obj\_elf\_visibility function. function.

## 1.10.20 reloc

The documentation of GAS says about this directive:

#### Syntax:

```
.reloc offset, reloc_name[, expression]
```

Generate a relocation at offset of type reloc\_name with value expression. If offset is a number, the relocation is generated in the current section. If offset is an expression that resolves to a symbol plus offset, the relocation is generated in the given symbol's section. expression, if present, must resolve to a symbol plus addend or to an absolute value, but note that not all targets support an addend. e.g. ELF REL targets such as i386 store an addend in the section contents rather than in the relocation. This low level interface does not support addends stored in the section.

The last part of the description needs maybe a clarification. In the x86 systems, the addend to the relocation is stored in the data itself, so the program loader should only add the load address. This makes constructing relocations with an addend impossible.

Why is this directive necessary? Mystery, the official documentation gives no examples, and (with my limited imagination) I just can't figure out its use. $^{30}$ 

Well, the only way of figuring out this, is to use it and see what it does. I write this in C:

```
long double mm = 3.1415926534564321;
1
      int main(void) {}
2
      I compile it with: gcc -c -S tld.c and obtain a tld.s assembler file:
      .file
              "tld.c"
      .size
              mm, 16
2
3
      mm:
4
      .word
              0
              -1610612736
5
      .word
              -1253836416
      .word
6
              1073779231
      .word
      .text
      .globl main
10
      .type
              main, @function
11
      main:
      jr ra
```

We have then, a long double in the data section. I start gdb:

```
(gdb) print &mm
$1 = (<data variable, no debug info> *) 0x2aaaaac010 <mm>
```

<sup>&</sup>lt;sup>30</sup>In the documentation of the ARM assembler I found a similar RELOC directive that (seems) to force the assembler to put either a symbol or the preceding instruction at a specific address, like the .org directive, but I am not sure

OK, now I add the line: .reloc 8,BFD\_RELOC\_32,mm after the last .word in the definition of mm. I start gdb with the new program and...

```
(gdb) print &mm
$1 = (<data variable, no debug info> *) 0x2aaaaac010 <mm>
```

The address is the same, the contents of the long double constant are the same, nothing changed. Weird.

Next thing: Change the text segment? I add the same reloc directive just before the jr ra at the end of main. Now I obtain:

```
(gdb) b main
Breakpoint 1 at 0x66c
(gdb) run
Starting program: /home/jacob/tiny-asm/tld-reloc
/home/jacob/tiny-asm/tld-reloc: error while loading shared libraries:\
unexpected reloc type 0x01
[Inferior 1 (process 1474) exited with code 0177]
```

Great! Now something seems to have changed. I can't run the program. The relocation is probably disturbing something in the program loader.

#### Conclusion

- 1) Do not mess around with this unless you know exactly what you are doing...
- 2) If you know what you are doing... please let me know.



# 1.10.21 text

Tells the assembler to change (if necessary) to the text section. Data and instructions will go at the end of that section.  $^{31}$ 

The change is handled by the s\_text function:

```
Listing 1.10: s_text function

1 static void s_text(int ignore ATTRIBUTE_UNUSED)

2 {

3    int temp = get_absolute_expression();

4    subseg_set(text_section,(subsegT) temp);

5    demand_empty_rest_of_line();

6 }
```

The function subseg\_set is used in several other functions to change the current section/segment.

```
Listing 1.11: Code of subseg set
```

```
1 static void subseg_set(segT secptr,subsegT subseg)
2 {
3     if (!(secptr == now_seg && subseg == now_subseg))
4         subseg_set_rest(secptr,subseg);
5 }
6 static void subseg_set_rest(segT seg,subsegT subseg)
7 {
8     frchainS    *frcP;    /* crawl frchain chain */
```

<sup>&</sup>lt;sup>31</sup>Remember that "text" in this context has *nothing* to do with a text format, in the usual sense of the word. There is no text sequences here, unless you put a text sequence yourself.

```
**lastPP; /* address of last pointer */
9
       frchainS
       frchainS
                        *newP; /* address of new frchain */
10
       segment_info_type *seginfo;
11
12
       if (frag_now && frchain_now)
13
            frchain_now -> frch_frag_now = frag_now;
                                                                    (1)
14
                                                                    (2)
       subseg_change(seg,(int)subseg);
1.5
                                                                    (3)
       seginfo = seg_info(seg);
16
       /* Should the section symbol be kept? Yes. */
17
       seg > symbol > flags |= BSF_SECTION_SYM_USED;
                                                                    (4)
18
       /* Attempt to find or make a frchain for that subsection. We keep the
19
        * list sorted by subsection number. */
20
       for (frcP = *(lastPP = &seginfo→frchainP); frcP ≠ NULL;
21
                frcP = *(lastPP = &frcP \rightarrow frch_next))
22
23
                if (frcP \rightarrow frch\_subseg \ge subseg)
24
                    break;
       if (frcP == NULL \mid \mid frcP\rightarrowfrch_subseg \neq subseg) {
25
       /* Not found. Make a new. This should be the only code that creates a frchainS.*/
26
           newP = (frchainS *) obstack_alloc(&frchains, sizeof(frchainS));
27
           newP \rightarrow frch\_subseg = subseg;
28
           newP -> fix_root = NULL;
29
30
           newP \rightarrow fix_tail = NULL;
           obstack_begin(&newP \rightarrow frch_obstack, CHUNKSIZE);
32 #if __GNUC__ > 2
           obstack_alignment_mask(&newP \rightarrow frch_obstack) = __alignof__(fragS) - 1;
33
34 #endif
           newP->frch_frag_now = frag_alloc(&newP->frch_obstack);
35
           newP -> frch_frag_now -> fr_type = rs_fill;
36
           \texttt{newP} {\rightarrow} \texttt{frch\_cfi\_data} = \texttt{NULL};
37
           {\tt newP}{\rightarrow} {\tt frch\_root} = {\tt newP}{\rightarrow} {\tt frch\_last} = {\tt newP}{\rightarrow} {\tt frch\_frag\_now};
38
           *lastPP = newP; // Insert in chain
39
           newP \rightarrow frch_next = frcP;
40
           frcP = newP;
41
       }
43
       frchain_now = frcP;
44
       frag_now = frcP-frch_frag_now;
45 }
```

- 1. Make sure that frchain\_now has a correct pointer in frch\_frag\_now.
- 2. subseg\_change is a small function that sets the global variables now\_seg and now\_subseg to the values given, and, if necessary, allocates the seg\_info structure.
- 3. seg\_info is just a macro that accesses the structure in the userdata of the bfd.
- 4. The original code used a function call and was just too complicated for setting a flag. It was: if (bfd\_keep\_unused\_section\_symbols(stdoutput)) that returned always true...

# 1.10.22 uleb128, sleb128

```
Syntax:
.uleb128 value
.sleb128 value
Table: riscv_pseudo_table
{"uleb128",s_riscv_leb128,0},
{"sleb128",s_riscv_leb128,1},
```

These instructions encode a number using a special format. There is also a general directive for all machines that has the same syntax.

To encode an unsigned number:

- 1. Split the number in 7 bit chunks
- 2. Read the 7 bits of the lowest significant bits into a byte.
- 3. Set the most significant bit of the byte to 1 if more bytes follow, to zero otherwise.
- 4. Output 1 byte and shift the value right by 7 bits.

```
Listing 1.12: output uleb128
```

```
1 static unsigned int output_uleb128(char *p,valueT value)
2 {
      char
                     *orig = p;
3
      unsigned byte;
4
5
      do {
          byte = (value & 0x7f);
          value \geq 7;
9
          if (value \neq 0)
          /* More bytes to follow. */
10
              byte \mid = 0x80;
11
          *p++ = byte; // If value was zero, byte is zero
12
      } while (value \neq 0);
13
      return p - orig;
14
```

A signed number has a different encoding. Example: Encode -98765432

- 1. Ignore the minus sign. Binary representation is 0101 1110 0011 0000 1010 0111 1000, a 27 bit number padded to 28 with zero.
- 2. Negate all bits, what gives: 1010 0001 1100 1111 0101 1000 0111
- 3. Add 1, what gives: 1010 0001 1100 1111 0101 1000 1000
- 4. Split into 7 bit groups: 1010000 1110011 1101011 0001000
- 5. Add high 1 bit in all but the most significant one 01010000 11110011 11101011 10001000  $\rightarrow$  0x50F3EB88

The code for this is written in a quite complicated way, maybe because the code doesn't do step 1 above or because some machine under some OS is behaving badly...

Listing 1.13: output sleb128

## 1.10.23 Other directives

In general, the code for handling directives is simple and easy to follow. There is no need to detail all of that here.

# 1.11 The cfi directives

CFI stands for Call Frame Information. The objective of these directives is to furnish to a debugger enough information so that at any address within the program, the layout of the stack is clear.

The C++ language uses also this kind of information for another purpose: to rewind the stack, looking for a procedure that will *catch* an exception that has been thrown somewhere in the program. To be able to reconstruct the stack at any moment, big tables are generated, that give the stack unwinding machinery all the information needed to rewind the stack.

Before we get into the details, we need to explain some concepts. We begin with the concept of the *stack frame*, i.e. the portion of the stack used by the currently running function. When a function call is executed, both the riscv CPU and the ARM cpu copy the address of the next instruction into a special register. At the end of the called function, the last instruction that is executed is a jump to the address stored into that register.

Other machines like the x86 family, do not have a link register and the machine pushes the return address into the stack, decreasing the stack by the address size and writing into the new space the return address. Under the riscv/ARM RISC machines we have a link register that allows to avoid (sometimes) to store the return address in memory.

The stack address at the moment of the call is called Canonical Frame Address or CFA. The first thing the called procedure does is to save the permanent registers that it will use. All machines have in their ABI a list of registers that are preserved across calls (the permanent registers) and other scratch registers that are used freely, without any obligation to preserve their contents. A procedure then, needs to store the current values of those registers in the stack to be able to restore them at the end to their previous values.

To be able to reconstruct the data that is active at procedures higher in the stack, the debugger or the stack unwinding machinery must restore the values of the saved registers, so the addresses and register numbers must be stored in the tables for each procedure. Starting with the current instruction pointer, the debugger restores the values of the previous CFA, virtually returning from a procedure, what allows it to show the values of all the variables of that procedure, and so on.


The debug information is independent of the type of machine being used, what complicates further things.

- Compilers can duplicate the epilogue to avoid executing a jump instruction to a common one.
- Sometimes a procedure uses a frame pointer register, sometimes they use directly the stack pointer.

- Within the prologue or epilogue, the stack can change. Some compilers will use a push instruction for each register saved, some others will subtract from the stack a fixed amount, and save the registers at fixed offsets from the stack or frame pointer.
- Sometimes a preserved register will be saved in a scratch register, and restored later without using a stack frame...
- Some machines use a bit-mask for saving the registers in a single instruction.
- Etc. There are many other special conditions, weird designs that needed not to be mentioned here.

## 1.11.1 Concepts

The .eh\_frame section contains two things: a CIE (Common Information Entry) and several FDEs or Frame Description Entry) records.



#### The CIE

Table 1.11: Common Information Entry fields

	·			
Field	Description			
Length	A 4 byte unsigned value indicating the length in bytes of the CIE			
	structure, not including the Length field itself. If Length contains			
	value 0xffffffff, then the length is contained in the Extended Leng			
	field. If Length contains the value 0, then this CIE shall be consider			
	a terminator and processing shall end.			
Extended	Optional, see above. In practice, this is never used.			
$\operatorname{Length}$				
CIE-ID	A 4 byte value that is used to distinguish between CIEs and FDE			
	In CIEs it will be always zero.			
Version	This is a single byte and should be 1.			
Augmentation	This is a series of byte codes that are interpreted (sounds familiar?)			
	See below.			
Code alignment	An unsigned leb128 encoded value that represents the units used in			
	the "advance location" instructions in this CIE and its associated			
	FDEs.			
return address	This field is only mentioned in the MaskRay blog. All other official			
$\operatorname{register}$	documents do not mention it <sup>32</sup>			

 $<sup>^{32}</sup>$ The riscv specification mentions explicitly that other registers could contain the return address.

RISC-V Unprivileged ISA V20191214-draft, page 14 For RISC-V machines then, this field *could* be useful. In any case, the software representation has a field "return column".

There is no dedicated stack pointer or subroutine return address link register in the Base IntegerISA; the instruction encoding allows any x register to be used for these purposes. However, the standard software calling convention uses register x1 to hold the return address for a call, with register x5 available as an alternate link register. The standard calling convention uses register x2 as the stack pointer.

Table 1.11: Common Information Entry fields
Similar to the code alignment factor above

Data alignment	Similar to the code alignment factor above		
factor			
Augmentation	Unsigned leb128 encoded value. This field is only present if the aug-		
length mentation string contains the 'z' character.			
Augmentation	A block of data, that is interpreted according to the augmentation		
data	string.		
The augmentation string characters			
'z'	Indicates there is some data there. Must be the first character.		
'L'	The FDEs contain pointers to language specific data. This is a single		
	byte that indicates how those pointers are encoded.		
'P'	This indicates the presence of two items: 1) A single byte that spec-		
	ifies how the second item, a pointer, is encoded. 2) The second item		
	is encoded according to the type of encoding described by the first,		
	and it represents a pointer to a <b>personality</b> routine, i.e. some rou-		
	tine that will be used to unwind the stack according to the language		
	preferences.		
'S'	An associated FDE describes a signal frame, i.e. an interrupt proce-		
	$ m dure^{33}$ .		

# The FDE

FDE stands for Frame Description Entry.

Table 1.12: FDE fields

Field	Description			
Length	In 4 bytes			
Extended	Same specs as in the CIEs above			
$\operatorname{Length}$				
CIE pointer	A 4 byte unsigned value that when subtracted from the offset of the			
	the CIE Pointer in the current FDE yields the offset of the start of			
	the associated CIE.			
Program	This is a pointer encoded according to the method specified by the			
Counter be-	'R' character in the CIE <sup>34</sup>			
gin				
PC range	An absolute value that tells how long the code section is.			
Augmentation	Unsigned leb128 encoded value that contains the length of the fol-			
$\operatorname{length}$	lowing data			
Augmentation	Contains pointers encoded according to the prescriptions of the CIE			
data				
Call frame in-	A set of call frame instructions.			
structions				

# Software representation

A CIE will be described by the following structure in asm.h:

<sup>&</sup>lt;sup>33</sup>This letter is not mentioned in the Linux Standard Base specifications release 5, but it is mentioned in the MaskRay blog.

<sup>&</sup>lt;sup>34</sup>... as far as I have understood this mess.

```
1 struct cie_entry {
      struct cie_entry *next;
      symbolS
              *start_address;
      unsigned return_column;
      unsigned signal_frame;
      unsigned char fde_encoding;
6
      unsigned char per_encoding;
      unsigned char lsda_encoding;
      expressionS personality;
9
      struct cfi_insn_data *first,*last;
10
11 };
     The cie_entry structure will be built in the function cfi_finish.
     An FDE is described by the following structure:
1 struct fde_entry {
      struct fde_entry *next;
                                     Linked list
3
      symbolS *start_address;
                                     start
      symbolS
                   *end_address;
                                     end
      struct cfi_insn_data *data;
5
      struct cfi_insn_data **last;
                                   Always DW_EH_PE_omit
      unsigned char per_encoding;
      unsigned char lsda_encoding; Always DW_EH_PE_omit
                                     Not supported in riscv
          personality_id;
      expressionS personality;
10
      expressionS lsda;
11
      unsigned return_column;
12
      unsigned signal_frame;
13
14
             eh_header_type;
      /* Compact unwinding opcodes, not including the PR byte or LSDA. */
15
16
      int eh_data_size;
      uint8_t *eh_data;
17
      symbolS
                   *eh_loc;
                                      Not used in riscv
18
19
      int
            sections;
20 };
```

The constructor is cfi\_new\_fde. It receives a label symbol as argument, and the fde will start at that label. Calls alloc\_fde\_entry to allocate and fill the new structure with default values. The default "return column" is 1, as the ABI specifies<sup>35</sup>.

## 1.11.2 An example

Let's see how the debug information is organized with a simple example. Given the following C program:

```
#include <stdio.h>
int main(void)
{
    printf("hello\n");
}

... sorry for this lack of any imagination. Now, if we compile this with:

star64:~/tiny-asm $ gcc -c -S -g hello.c

We obtain then:
```

 $<sup>^{35}</sup>$ This is a misnomer. It is not a "column" but a register number actually. Columns in the virtual table correspond to register numbers.

Listing 1.14: hello.s

```
1 star64: ~/tiny-asm cat hello.s
      .file "hello.c"
                             set the file name
                              see §1.10.17 page 52
3
      option pic
      .text
                              assemble in the text section
4
5 .Ltext0:
6
      .cfi_sections .debug_frame See §1.11.3 page 62.
      .file 0 "/home/jacob/tiny-asm" "hello.c"
                 .rodata
                              assemble in the read only section
      .align 3
                              align to multiple of 8 (2^3)
9
10 .LCO:
      .string "hello"
                              see §1.10.2 page 41
11
12
      .text
13
      .align 1
      .globl main
14
      .type main, @function
1.5
16 main:
17 .LFBO:
                              "main" will be known as LFBO in some debug statements
      .file 1 "hello.c"
18
19
      .loc 1 3 1
                              See 1.10.15, page 47.
      .cfi_startproc
                              first executable instruction of "main"
20
             sp,sp,-16
      addi
                              reserve space for stack frame
21
      .cfi_def_cfa_offset 16 record that with CFI
22
      sd ra,8(sp)
23
                             store return address at sp+8
      sd s0,0(sp)
                             store previous frame pointer at (sp).
24
      .cfi_offset 1, -8
                             return address is at s0-8. See \S 1.11.6 page 65
25
      .cfi_offset 8, -16
                             previous frame pointer is at {\tt s0-16}
26
      addi
                              set s0 (frame pointer)
             s0,sp,16
27
      .cfi_def_cfa 8, 0
                              See §1.11.8 page 65
28
      .loc 1 4 2
                              Start line 4 col 2 in the C text above
29
      lla a0,.LC0
                              load the address of .LCO into a0
31
      call
             puts@plt
                              call puts (and not printf)
32
      li a5,0
                             put zero into scratch register a5
      .loc 1 5 1
33
                             we start line 5 col 1 of the program text
      mv a0,a5
34
                             put the zero into the result register
      ld ra,8(sp)
                             restore the return address
35
                             tell that to CFI
      .cfi_restore 1
36
                             restore the frame pointer
      ld s0,0(sp)
37
      .cfi_restore 8
                              tell that to CFI
38
      .cfi_def_cfa 2, 16
                             See §1.11.8 page 65
39
      addi sp,sp,16
                              restore the stack
40
      .cfi_def_cfa_offset 0 tell that to CFI
41
                              jump to the return address
42
      jr ra
43
      .cfi_endproc
                              tell CFI that we returned
                              alias for the end of "main"
44 .LFEO:
^{45}
      .size main, .-main
                              subtract from the current position the address of "main"
                              label. That will be the size of this procedure.
46
47 # Further lines snipped
```

We see here that there are only 7 .cfi\_\* directives used. In bigger files, for instance in asm.c we find that the only directives used are exactly the same ones. And that file makes around 35 000 lines. We will document here those ones that are used by gcc. The other are documented in the GAS documentation.

Let's go to each of those cfi directives in detail.

#### 1.11.3 cfi\_sections

```
Syntax:
.cfi_sections <section_list>
Table: cfi_pseudo_table
   {"cfi_sections",dot_cfi_sections,0},
```

The directive .cfi\_sections is used to specify the type of format that should be used: whether CFI directives should emit .eh\_frame section, .debug\_frame section and/or .sframe section. To emit multiple sections, specify them together in a list. For example, to emit both .eh\_frame and .debug\_frame, use .eh\_frame, .debug\_frame. The default if this directive is not used is .cfi\_sections .eh\_frame.

The .eh\_frame is required for exceptions to work. It must contain sufficient info to unwind from all the places where exception may be raised, but doesn't have to include anything beyond that. For example, it does not need to contain info needed to unwind through function prologue or epilogue, since no exception can be raised there.

The .debug\_frame (and other .debug\_\* sections) is only needed for debugging (and also for "self-aware" programs which unwind their own stack on e.g. crashes). It should contain sufficient info for debugger to unwind the stack from arbitrary place in the program, though in practice it may not.

The differences between the two formats are:<sup>36</sup>

- .eh\_frame is based on .debug\_frame introduced in DWARF v2.
- .eh\_frame has the flag of SHF\_ALLOC (indicating that a section should be part of the process image) but .debug\_frame does not, so the latter has very few usage scenarios.
- .debug\_frame supports DWARF64 format (supports 64-bit offsets but the volume will be slightly larger) but .eh\_frame does not support (in fact, it can be expanded, but lacks demand)
- In the CIE (Common Information Entry) of .debug\_frame, augmentation instead of augmentation\_data\_length and augmentation\_data is used.
- The version field in CIEs is different.
- The meaning of CIE\_pointer in FDEs is different. .debug\_frame indicates a section offset (absolute) and .eh\_frame indicates a relative offset. This change made by .eh\_frame is great. If the length of .eh\_frame exceeds 32-bit, .debug\_frame has to be converted to DWARF64 to represent CIE\_pointer. Relative offsets do not need to worry about this issue (if the distance between FDE and CIE exceeds 32-bit, add a CIE OK)
- In .eh\_frame, augmentation typically includes R and the FDE encoding is DW\_EH\_PE\_pcrel | DW\_EH\_PE\_sdata4 for small code models of AArch64, PowerPC64, x86-64.
- initial\_location has 4 bytes in GCC (even if -mcmodel=large). In .debug\_frame, 64-bit architectures need 8-byte initial\_location. Therefore, .eh\_frame is usually smaller than an equivalent .debug\_frame

### 1.11.4 cfi\_startproc

.cfi\_startproc is used at the beginning of each function that should have an entry in
.eh\_frame.

```
Syntax:
```

```
.cfi_startproc [simple]
Table: cfi_pseudo_table
{"cfi_startproc",dot_cfi_startproc,0}
```

<sup>36</sup> see https://maskray.me/blog/2020-11-08-stack-unwinding

1.11. The cfi directives 63

The .cfi\_startproc directive is handled by dot\_cfi\_startproc, that performs following actions:

- Verifies that an cfi\_endproc has been issued or that we are at the start of the program.
- Allocates and initializes a new FDE.
- If present parses the simple argument, and sets an internal flag accordingly.
- If simple wasn't present, it generates the initial instructions for the virtual machine, in this case it sets the stack pointer to x <sup>37</sup>.

## 1.11.5 cfi\_def\_cfa\_offset

```
Syntax:
.cfi_def_cfa_offset offset
Table: cfi_pseudo_table
{"cfi_def_cfa_offset",dot_cfi,DW_CFA_def_cfa_offset}
```

.cfi\_def\_cfa\_offset modifies a rule for computing CFA. Register remains the same, but offset is new. Note that it is the absolute offset that will be added to a defined register to compute CFA address. In the example of hello.s line 22 we see that the new offset is emitted right after we subtract 16 from the stack. Right after that instruction, the CFA is 16 bytes from the value of sp, obviously.

This instruction (and several others) are handled by the dot\_cfi function that receives as its argument the instruction for the virtual machine.

This function does the following:

- Check that a previous cfi\_startproc has been issued.
- If the last address wasn't the current address, emit an instruction to advance to the current address.
- And now... a big switch statement that will perform the actions needed for each instruction.

In this case (DW\_CFA\_def\_cfa\_offset) the code is:

```
case DW_CFA_def_cfa_offset:
          offset = cfi_parse_const();
2
          cfi_add_CFA_def_cfa_offset(offset);
3
  The function cfi_add_CFA_def_cfa_offset is as follows:
1 /* Add a DW_CFA_def_cfa_offset record to the CFI data. */
2 static void cfi_add_CFA_def_cfa_offset(offsetT offset)
3 €
      cfi_add_CFA_insn_offset(DW_CFA_def_cfa_offset,offset);
4
      frchain_now -> frch_cfi_data -> cur_cfa_offset = offset;
5
6 }
8 static void cfi_add_CFA_insn_offset(int insn,offsetT offset)
9 {
      struct cfi_insn_data *insn_ptr = alloc_cfi_insn_data();
10
11
      insn_ptr \rightarrow insn = insn;
12
      insn_ptr \rightarrow u.i = offset;
13
14 }
```

<sup>&</sup>lt;sup>37</sup>This instruction is repeated for each procedure in the program. It would be much easier to set this information in the CIE, since there isn't any program that will switch the stack register on a procedure basis...

Each action is split in several functions, a side-effect of object oriented design. The function alloc\_cfi\_insn\_data allocates space for a new data packet.

These data packets are defined like this:

Listing 1.15: cfi insn data

```
1 struct cfi_insn_data {
                                            Linked list
 2
      struct cfi_insn_data *next;
                                            The instruction in question
 3
      int
              insn;
                                            Depending on the instruction, only one
 4
      union {
          struct {
                                            of these fields is active.
 5
              unsigned
 6
                         reg;
              offsetT
                          offset;
          }
                  ri;
 8
          struct {
9
10
              unsigned
                          reg1;
              unsigned
11
12
          unsigned
13
          offsetT
                      i;
14
          struct {
15
              symbolS
                             *lab1:
16
              symbolS
                             *lab2;
17
                  11:
18
          struct cfi_escape_data *esc;
19
20
              unsigned reg , encoding;
              expressionS exp;
23
                  ea;
24
           const char
                         *sym_name;
      } u;
25
26 };
```

The function alloc\_cfi\_insn\_data let us see immediately how everything is organized:

The macro XCNEW is just a call to xcalloc with a corresponding sizeof its argument, that should be a type. It is saved as the current FDE data pointer, added to the linked list. And that is all.

```
No? You want me to explain to you the impressing code SET_CUR_SEG(insn,is_now_linkonce_segment()); Well, I don't know what it should do, since in asm.h we have the definition: #define_SET_CUR_SEG(structp,seg)_\(\text{U}(void)_\(\text{U}(\text{U}\dagger)\dagger^{38}
```

<sup>&</sup>lt;sup>38</sup>Yes, I should eliminate all those fake statements from the code of tiny-asm... but I haven't since it is quite a lot of work, to find them, and to get rid of them. In other CPUs that statement does something, surely.

1.11. The cfi directives 65

So, all that complex statement is actually nothing!

# 1.11.6 cfi\_offset



```
Syntax:
.cfi_offset register, offset
Table: cfi_pseudo_table
{"cfi_offset",dot_cfi,DW_CFA_offset}
```

The previous value of register is saved at offset offset from the CFA. Processing goes to dot\_cfi (see above in cfi\_def\_cfa\_offset). The relevant lines in dot\_cfi are:

```
case DW_CFA_offset:
    reg1 = cfi_parse_reg();
    cfi_parse_separator();
    offset = cfi_parse_const();
    cfi_add_CFA_offset(reg1,offset);
    break;
```

# 1.11.7 cfi\_restore

```
Syntax:
.cfi_restore register [, register]
Table: cfi_pseudo_table
{"cfi_restore",dot_cfi,DW_CFA_restore}
```

The argument is a list of one or more registers. Again, we use the workhorse dot\_cfi. The relevant lines are below:

```
case DW_CFA_restore:
2
      for (;;) {
3
          reg1 = cfi_parse_reg();
4
          cfi_add_CFA_restore(reg1);
          SKIP_WHITESPACE();
5
          if (*input_line_pointer \neq ',')
6
              break;
          ++input_line_pointer;
8
      }
9
      break;
10
```

# 1.11.8 cfi\_def\_cfa

```
Syntax:
.cfi_def_cfa register, offset
Table: cfi_pseudo_table
{"cfi_def_cfa",dot_cfi,DW_CFA_def_cfa},
```

.cfi\_def\_cfa defines a rule for computing CFA as: take address from register and add offset to it. The relevant lines in dot\_cfi are:

```
case DW_CFA_def_cfa:
    reg1 = cfi_parse_reg();
    cfi_parse_separator();
    offset = cfi_parse_const();
    cfi_add_CFA_def_cfa(reg1,offset);
    break;
```

## 1.11.9 .cfi\_endproc

```
Syntax:
.cfi_endproc
Table: cfi_pseudo_table
{"cfi_endproc",dot_cfi_endproc,0},
```

.cfi\_endproc is used at the end of a function where it closes its unwind entry previously opened by .cfi\_startproc and emits it to .eh\_frame.

The dot\_cfi\_endproc procedure is as follows:

```
1 static void dot_cfi_endproc(int ignored ATTRIBUTE_UNUSED)
2 {
3     if (!cfi_test_startproc()) return;
4     last_fde = frchain_now \rightarrow frch_cfi_data \rightarrow cur_fde_data;
5     cfi_end_fde(symbol_temp_new_now());
7     demand_empty_rest_of_line();
8     cfi_sections_set = true;
10     if ((cfi_sections & CFI_EMIT_target) \neq 0)
11         tc_cfi_endproc(last_fde);
12 }
```

- Requires a previous open startproc
- sets globals like last\_fde, a variable that is set, kept current, but never used. It is there just for fun.

Or not?

Actually, it is used when SUPPORT\_COMPACT\_EH is defined. Since this is not supported under the riscv version of GAS, what you see are just leftovers of its former self... <sup>39</sup>

- cfi\_end\_fde sets several globals to mark the end of a function.
- tc\_cfi\_endproc is #defined as nothing, so the last two lines are empty.

## 1.12 The instructions

OK, we know now how to build tiny-asm, how to write directives, how the operations are encoded, let's start now to do something with that knowledge. Let's see how the common operations are done.

We will start by showing programs generated by the C compiler. It is the best way to get a feeling for this machine, its instructions and its possibilities.

## 1.12.1 Loads, stores and addition

Here we cover the basics: loading data from memory, performing an operation, and storing the result in memory again. The riscv is a RISC machine, i.e. like the ARM, it can't work directly on data in memory like the x86 family. Data must be first loaded into memory, before it can be used for calculations.

Consider the following C program:

<sup>&</sup>lt;sup>39</sup>It can be asked why these variables are still there if they do not fill any purpose. There are several reasons why. The first is that they do not cost a lot of space or execution time. And the second is that, of course, maybe tiny-asm will one day support compact eh\_frames, and if the skeleton of places where the variable is set and updated is erased, that would be impossible. And the third one is that I haven't found the time to enclose all usages of that variable in a conditional compilation like SUPPORT\_COMPACT\_EH what would be actually the correct solution.

1.12. The instructions 67

We translate this with:

gcc -c -S add.c obtaining the following assembler file:

## Listing 1.16: add.s, no optimizations

```
.file "add.c"
                           // Standard instructions at the beginning of any file.
      .option pic
                           // PC relative code
2
      .text
                           // Ensure code section
3
                           // Align to multiple of 16 bits (2^4 bytes)
      .align 4
                           // Visible outside this module
      .globl main
      .type main, Ofunction // Debug statement
6
7 main:
             sp, sp, -112
                           // add immediate -112 to the value in the stack
      addi
8
      sd s0,104(sp)
                           // Store doubleword: old frame pointer (s0)
9
10
      addi
             s0,sp,112
                           // Setup the new frame pointer
```

At this point the prologue of this function is finished. The old value of the frame pointer has been saved and a new one established. We start compiling the first C statement.

```
// short sa=5,sb=6,sc=sa+sb; // 16 bit addition
11
      li a5,5
                            // Put constant 5 in a5
12
      sh a5,-18(s0)
                            // Store halfword (16 bits)
13
      li a5,6
                            // Put 6 into a5
14
      sh a5,-20(s0)
                            // Store it
15
      1hu a4,-18(s0)
                            // Load half word unsigned
16
```

Note that the compiler uses the "lhu" instruction for loading an *unsigned* instead of the correct one lh that does a sign extension and is used for loading signed data, as it should be since we have declared the data as short and not unsigned short!

```
1hu a5,-20(s0)
                            // Same as above
17
                            // At last! 32 bit aaddition
      addw
              a5,a4,a5
18
              a5,a5,48
                            // shift left a5 48 bits
19
      slli
              a5,a5,48
                            // shift right a5 48 bits
      srli
20
      sh a5,-22(s0)
                            // Store 16 bits: store halfword, sh
21
```

The compiler emits code to load the data as unsigned, do the addition, and select the lower 16 bits. We can see better what is going on if we follow this sequence in the debugger but using -5 instead of a positive constant.

```
=> 0x2aaaaaa63e <main+22>: lhu a5,-20(s0) (gdb) print/x $a4  
$2 = 0xfffb  
=> 0x2aaaaaa642 <main+26>: addw a5,a5,a4 (gdb) print/x $a5  
$3 = 0x6  
=> 0x2aaaaaa644 <main+28>: slli a5,a5,0x30 (gdb) print/x $a5  
$4 = 0x10001  
=> 0x2aaaaaa646 <main+30>: srli a5,a5,0x30
```

```
(gdb) print/x $a5

$5 = 0x1000000000000

=> 0x2aaaaaa648 <main+32>: sh a5,-22(s0)

(gdb) print/x $a5

$6 = 0x1
```

We see now that the addition was done in an unsigned form, producing 0x10001, that after the shifts was converted to 1. So,  $-5 + 6 \rightarrow 1$ . We are saved for this time... <sup>40</sup>

```
// int ia=5, ib=6, ic=ia+ib; // 32 bit
22
      li a5,5
                            // Same as before: 5 into a5
23
      sw = a5, -28(s0)
                            // Initialize "ia" to 5
24
      li a5,6
                            // Put 6 into a5
25
26
      sw a5,-32(s0)
                            // Store it into "ib"
      lw a5,-28(s0)
                            // load ia
      mv a4,a5
                            // copy it to a4
28
                            // load "ib"
      1w = a5, -32(s0)
29
30
      addw
              a5,a4,a5
                            // Do the addition
31
      sw a5,-36(s0)
                            // store the result
                            // long long lla=5,llb=6,llc=lla+llb; // 64 bit
32
                            // load 5
      li a5,5
33
      sd a5,-48(s0)
                            // Store doubleword this time
34
      li a5,6
                            //
35
      a5,-56(s0)
                            // Same
36
                            // Load "lla" into a4 (directly this time)
37
      1d a4,-64(s0)
      1d = 48(s0)
                            // Load "llb" into a5
38
                            // 64 bit addition
      add a5,a4,a5
39
      a5,-64(s0)
                            // Store 64 bits
40
                            // float fa=5,fb=6,fc=fa+fb; // single precision
41
      lla a5,.LCO
                            // Load the address of .LCO into a5
42
                            // Load single precision from the address in a5
      flw fa5,0(a5)
43
      fsw fa5,-68(s0)
                            // Store it at "fa"
44
      lla a5,.LC1
                            // Same process for "fb".
45
      flw fa5,0(a5)
46
      fsw fa5, -72(s0)
                            // "fb" at -72
47
                            // Load fa4 with "fa"
      flw fa4,-68(s0)
48
                            // Load fa5 with "fb"
      flw fa5, -72(s0)
49
      fadd.s fa5,fa4,fa5
                            // Add single precision
50
      fsw fa5,-76(s0)
51
                            // Store result at -76
                            // double da=5, db=6, dc=da+db; double precision
52
      lla a5,.LC2
                            // Load the address of .LC2 into a5
53
      fld fa5,0(a5)
                            //\ \textit{Load double precision from that address}
54
      fsd fa5,-88(s0)
                            // Initialize "da"
55
                            // Same for "db"
      11a a5,.LC3
56
      fld fa5,0(a5)
57
      fsd fa5,-96(s0)
58
      fld fa4,-88(s0)
                            // Load "da" into fa4
59
                            // Load "db" at fa5
      fld fa5, -96(s0)
60
                            // Add double precision
      fadd.d fa5,fa4,fa5
61
                            // Store result
      fsd fa5,-104(s0)
62
                            // return sc+ic+llc+fc+dc; Should be 55
63
                            // "sc" into a5
      1h = a5,-22(s0)
```

<sup>&</sup>lt;sup>40</sup>Why does the compiler do this instead of loading everything as signed and doing a signed addition? Nobody knows, at least not me. Note that we are using the compiler without any optimizations, we will see later what happens when some of those are turned on.

In any case, the sequence of loading sign extended 16 bit data and making a 32 bit addition gives exactly the same results.

1.12. The instructions 69

```
// Sign extend it
      sext.w a5,a5
65
      lw a4,-36(s0)
                           // "ic" goes into a4
66
            a5,a4,a5
                           // Add both a,nd accumulate into a5
67
      sext.w a5,a5
                           // Sign extend result to 64 bits
68
                           // Copy it to a4
69
      mv a4,a5
                           // Load "llc" to a5
      1d a5,-64(s0)
70
      add a5,a4,a5
                           // Add accumulating into a5
71
      fcvt.s.l fa4,a5
                           // Convert integer in a5 into float in fa4
72
      flw fa5, -76(s0)
                           // Load "fc" into fa5
73
      fadd.s fa5,fa4,fa5
                           // Add single precision fa4 and fa5
74
      fcvt.d.s fa4,fa5
                           // Convert that result into double precision
75
      fld fa5,-104(s0)
                           // Load "dc" into fa5
76
      fadd.d fa5,fa4,fa5
                           // Add double precision fa4+fa5 -
ightarrow fa5
77
      fcvt.w.d a5,fa5,rtz // Truncate result into a45
                           // Sign extend
79
      sext.w a5,a5
                           // Put result into the result register
80
      mv a0,a5
                           // Start of epilogue -----
81
      ld s0,104(sp)
                           // Restore previous frame pointer
82
      addi
              sp,sp,112
                           // Restore stacl
83
                           // Jump to return address
      jr ra
84
                           // End of code of "main"
85
      .size main, .-main // Compute size of main at assembly time
86
                .rodata // New section: read only data
87
      .section
                           // Align to 4 byte boundary
88
      .align 2
  .LCO:
      .word 1084227584
                           // 5.0 in single precision
90
91
      .align 2
92 .LC1:
      .word 1086324736
                           // 6.0 in single precision
93
                           // Align to 8 byte boundary
      .align 3
94
95 .LC2:
      .word 0
96
      .word 1075052544
                           // 5.0 in double precision
97
98
      .align 3
  .LC3:
                           // 6.0 in double precision
100
       .word 0
101
      .word 1075314688
                           // End of module add.o GNU specific stuff follows
102
      .ident "GCC: (GNU) 11.3.0"
103
                 .note.GNU-stack,"",@progbits
      .section
104
```

This simple program allows us to see the instructions in action. How data is loaded from, and written to memory, how to convert from integer to floating point and vice versa, and how to add in several formats.

- Load from memory all integer data into the a5 register
- Once in memory, copy the data to its eventual destination.
- Target the result of the operations into a5, to save it into memory.

What happens with higher optimization levels? Trying with gcc -c -S -01 add.c we obtain:

```
1 main:
2    li a0,55
3    ret
```

WOW... there is nothing left even at the lowest optimization level. To avoid this we change the program like this:

The compiler can't possibly know what "arge" will contain and will be forced to do the hard work.

This yields the following program:

### Listing 1.17: add1.s

```
// argc is in a0 (first argument)
1 main:
                          // add argc + 6. Result in a5
      addiw a5.a0.6
2
                         // 16 bit left shift of result
      slliw a5,a5,16
3
                         // 16 bit right shift of result. "sa" is in a5
      sraiw a5,a5,16
      addiw a4,a0,6
                         // 32 bit add of argc and 6
5
      addw
             a5,a5,a4
                         // Accumulate addition into a5
      addi
             a4,a0,6
                         // Add 64 bits argc + 6 into a4
                         // Accumulate into a5
      add a5,a5,a4
                         // Convert sum sc+ic+llc to double
      fcvt.s.l fa5,a5
      fcvt.s.w fa4,a0
                         // Convert argc into float in fa4
10
      flw fa3,.LC0,a5
                         // auipc instruction
```

This instruction, that the assembly code of gcc represents as "lw" is actually the "auipc" instruction that was introduced to the specifications in 2014, version 2.0. "auipc" adds a 20 bit upper immediate to the program counter to form an address where the data will be loaded. This constant will be filled by the linker, that can establish the definitive distance between the program counter and the variable in question<sup>41</sup>.

If you look at the entry of "auipc" in the opcodes table you will find:

```
{"auipc",0,INSN_CLASS_I,"d,u",MATCH_AUIPC,MASK_AUIPC,match_opcode,0},
```

Now, looking at table  $\S1.7$  page 34 you will see that the 'u' letter means a 20 bit immediate will be supplied. Our label ".LC1" is precisely that.

But, I hear your question, how come that I see "lw" in the assembler source text and an "auipc" instruction gets written out ???

Well, that the magic of tiny-asm. It will be explained below, after we finish with this small program.

```
fadd.s fa4,fa4,fa3
                           // Add single precision: fa4 = fa4 + fa3
12
                           // fa4 contains argc in single precision
13
                           // fa3 contains 6
14
                          // Accumulate in fa5 that contains the sum of sc+ic
15
      fadd.s fa5,fa5,fa4
      fcvt.d.s fa5,fa5
                           // Convert from single precision to double precision.
16
                           // Convert argc to double precision
      fcvt.d.w
                fa4,a0
17
      fld fa3,.LC1,a5
                           // The same auipc instruction to acces 6.0 in double prec.
18
      fadd.d fa4,fa4,fa3
                          // Double precision add: fa4 = argc+6.0
19
      fadd.d fa5,fa5,fa4
                          // Add toaccumulator fa5
20
      fcvt.w.d a0,fa5,rtz // Convert to integer
      sext.w a0,a0
                           // sign extend
22
                           // Done.
      ret
```

<sup>41</sup>Add Upper Immediate to **Program** Counter  $\rightarrow$  AUIPC.

1.12. The instructions 71

```
.size main, .-main
24
25
      .section
                .rodata.cst4,"aM",@progbits,4
26
      .align 2
27 .LCO:
      .word 1086324736
28
      .section .rodata.cst8,"aM",@progbits,8
29
      .align 3
30
31 . I.C1:
      .word 0
32
      .word 1075314688
33
```

We see here what it means to optimize:

- The compiler keeps all data in registers, there isn't even a stack frame.
- More operations do actual calculations than loading or storing data from/to memory. In the unoptimized version of add.c we have only 15 out of 76 instructions that do arithmetic. In the optimized version we have 15 out of 33, mainly because there are so few loads and no stores
- Use of more advanced instructions

#### Load and store instructions in short

Loads	Description	Stores	Description
lb	Load 8 bits. Sign extension.	sb	Store 8 bits
lbu	Load 8 bits. Zero extension		
lh	1h Load 16 bits Sign extension		Store 16 bits
lhu	Load 16 bits. Zero extension		
lw	Load 32 bits Sign extension	sw	Store 32 bits
lwu	Load 32 bits Zero extension		
ld	d 64 bit load		Store 64 bits
lui rd,imm20 load upper immediate: Load			
	a 20 bit address constant into		
	rd.		
auipc rd,imm20	Adds the 20 bit immediate		
to the program counter and			
	stores the result in rd.		

Table 1.13: Standard load and store operations

#### Syntax

```
load rd , imm12(rs1)
store rs1, imm12(rs2)
```

The words load and store stands for one of the first seven instructions above. The imm12 is always sign extended.

## Addressing modes

• Absolute addressing.

```
lui a0, %hi(message)
addi a0, %lo(message)
```

The %hi and the %lo constructs mean the higher 20 and the lower 12 bits of the address.

• Relative addressing

```
auipc a0, %pcrel_hi(msg + 1)
addi a0, a0, %pcrel_lo(message)
```

• GOT (Global Object Table) relative addressing

```
L1:
auipc a0, %got_pcrel_hi(message)
ld a0, %pcrel_lo(.L1)(a0)
```

Note that the last two are the same: either PC relative or GOT relative, the instructions

#### Recognizing addressing modes

The assembler recognizes these keywords using tables of the following structure:

```
struct percent_op_match {
const char *str; // Name without the percentage sign
bfd_reloc_code_real_type reloc; // Relocation type invoked
};
const struct percent_op_match percent_op_utype[];
const struct percent_op_match percent_op_itype[];
const struct percent_op_match percent_op_stype[];
const struct percent_op_match percent_op_rtype[];
const struct percent_op_match percent_op_rtype[];
const struct percent_op_match percent_op_null[];
```

These tables will be used in the function parse\_relocation to recognize (or not) a relocation directive.

```
1 /* Return true if *STR points to a relocation operator. When returning true, move
2 * *STR over the operator and store its relocation code in *RELOC. Leave both *STR
3 * and *RELOC alone when returning false. */
4 bool parse_relocation(char **str,bfd_reloc_code_real_type * reloc,
5 const struct percent_op_match *percent_op)
```

This function will set up a pointer to the first table, and will scan each name in all the tables, assuming they are in consecutive order. The last "table" is a terminator with only zeroes. It is crucial then, that, unaware of this, you insert something in between those tables. That would totally screw up things...

parse\_relocation will be called when parsing an expression that should yield a small immediate constant of offset. Its single use will be in my\_getSmallExpression.

```
1 /* Parse string STR as a 16-bit relocatable operand. Store the expression in
2 * *EP and the relocation, if any, in RELOC. Return the number of relocation
3 * operators used (0 or 1).
4 *
5 * On exit, EXPR_PARSE_END points to the first character after the expression. */
6 size_t my_getSmallExpression(expressionS * ep, bfd_reloc_code_real_type * reloc,
7 char *str, const struct percent_op_match *percent_op)
```

Now, this function, my\_getSmallExpression will be called from two places:

- 1. my\_getOpcodeExpression, a function used in riscv\_ip.
- 2. riscv\_ip directly, and in an extensive fashion.




Figure 1.15: Who calls the parse\_relocationhn, vc=:m:= function

## 1.12.2 Digression: assembler macros

We have seen above that the expression flw fa3,.LCO,a5 gets translated into two instructions:

```
auipc a5,0x0
flw fa3,52(a5)
```

Looking at the opcode table, we find that there several entries for the "flw" instruction.

At line 7, we find an instruction whose flag field has the INSN\_MACRO set. In the md\_assemble function, we find the sequence:

```
if (insn.insn_mo > pinfo == INSN_MACRO)
    macro(&insn,&imm_expr,&imm_reloc);
else
    append_insn(&insn,&imm_expr,imm_reloc);
```

If this instruction is actually a macro, expand it, if not, append the new instruction. What does the macro procedure do?

- It decomposes its arguments into 4 parts: the destination register (rd), the two source registers (rs1 and rs2), and a mask. According to the mask, different actions are performed. In our case we have M\_LW, as we can see in line 7 of the opcodes listing above. In the same line we find that the function for matching the opcode is match\_never a function that will always fail, excluding that the macro will be understood as another opcode. 42
- Using the mask value, it dispatches in a long switch statement for each mask. In our case:

```
case M_LW:
    pcrel_load(rd,rd,imm_expr,"lw",
```

<sup>&</sup>lt;sup>42</sup>M\_LW is a member of an anonymous enumeration defined in asm.h

```
BFD_RELOC_RISCV_PCREL_HI2O, BFD_RELOC_RISCV_PCREL_L012_I);
break;
```

pcrel\_load and its companion pcrel\_store call pcrel\_access with slightly different arguments:

Listing 1.18: pcrel load and store

And, to make a disgression within a disgression, long and explicit type names can be nice, but sometimes they can lead to *really* verbose code... What if we substitute in the code above the long names with something like Reloc?

Listing 1.19: pcrel load and store improved

```
void pcrel_load(int destreg,int tempreg,expressionS * ep,const char *lo_insn,
1
                     Reloc hi_reloc, Reloc lo_reloc)
     Is this code less lisible?
     Anyway, both functions call pcrel_acces 43
1 static void pcrel_access(int destreg,int tempreg,expressionS * ep,
                         const char *lo_insn,const char *lo_pattern,
2
                  bfd_reloc_code_real_type hi_reloc,bfd_reloc_code_real_type lo_reloc)
3
4 {
5
      ep2.X_op = 0_symbol; // expression is a symbolic expression
      ep2.X_add_symbol = make_internal_label(); // Symbol to attach the relocation
      ep2.X_add_number = 0;
      macro_build(ep, "auipc", "d,u", tempreg, hi_reloc); // First insn
9
      macro_build(&ep2,lo_insn,lo_pattern,destreg,tempreg,lo_reloc); // Second
10
```

pcrel\_access builds a symbolic expression and calls macro\_build twice. The first one to build the auipc instruction, and the second for the actual load using the temporary register. The function macro\_build receives as arguments:

1. An expression.

11 }

- 2. A name for the instruction to generate.
- 3. A format string that will be used, in a similar manner to printf, as a template for the extraction of the corresponding arguments from the rest.

<sup>&</sup>lt;sup>43</sup>The problem with bfd\_reloc\_code\_real\_type (besides the fact that is a pain to type!) is that many of the words used do not convey any new information... Real type? Are other types "unreal"? What did they want to say?

1.12. The instructions 75

In our case we give it first the .LCO label, the name of the first instruction that we want to generate ("auipc"), and a format string of 'd' and 'u'.

The meaning of those letters is as follows:

Table 1.14: Macro letter arguments

Letter	action
,V,	Vector macro. It needs a further letter for fully specifying
	which action is needed.
'd'	<pre>INSERT_OPERAND(RD,insn,va_arg(args,int)); continue;</pre>
's'	<pre>INSERT_OPERAND(RS1,insn,va_arg(args,int)); continue</pre>
-,t,	<pre>INSERT_OPERAND(RS2,insn,va_arg(args,int)); continue</pre>
'q','u'	r=va_args(args,int); continue; "r" is the relocation
and 'j'	type".

Then, just before exiting, macro\_build will call: append\_insn(&insn,ep,r); Let's see the output of objdump when we ask for disassembly and relocations:

As expected, we have a relocation of 20 bits and another one for the next instruction for the lower 12 bits. There are also 'relax" relocations, that we will meet later, when we study relocations.

#### 1.12.3 Subtraction

Replacing all additions with subtractions in our C source doesn't change much to the overall shape of the program. The subtraction instructions are:

```
• sub. 64 bit subtraction.

Syntax: sub rd,rs1,rs2

Operation: rd ← rs1 - rs2.
```

- The subw instruction does a 32 bit subtraction. Same syntax and operation as above.
- The fsub.s does a single precision subtraction Syntax: fsub.s fd,fs1,fs2
   Operation: fd ← fs1 - fs2
- The fsub.d instruction does a double precision subtraction. Same as above.

### 1.12.4 Comparisons

```
• slti. Set less than immediate. (Signed)
Syntax: slti rd,rs1,immediate
Operation: rd ← (rs1 < immediate) ? 1: 0
```

• sltiu Set less than immediate unsigned.

```
Syntax:
```

- The pseudo instruction SEQZ rd,rs sets rd to 1 if rs is equal to zero. This is actually an alias for SLTIU rd,rs,1.
- flt.s and flt perform floating point comparisons for single and double precision floating point respectively.

```
Syntax: flt rd,fsrc1,fsrc2
Operation: rd ← fsrc1 < fsrc2) ? 1 : 0
rd is an integer register, fsrc1 and fsrc2 are floating point.
```

• feq and feq.s do an equality comparison.

```
Syntax: feq rd,fsrc1,fsrc2

Operation: rd ← (fsrc1 == fsrc2) ? 1 : 0
rd must be an integer register, fsrc1 and fsrc2 are floating point.
```

An instruction alias that uses subtraction is neg that is actually just sub rd,x0,rs1 i.e. subtract rs1 from zero.

### 1.12.5 Multiplication and Division

#### Multiplication

These instructions are present if the processor implements the 'M' extension.

- mul performs a 64 by 64 bits multiplication, returning the lower 64 bits.
- mulh performs a signed 64 bit by a signed 64 bit multiplication and returns the higher 64 bits of the result.
- mulhu multiplies unsigned by unsigned 64 bit quantities and returns the upper 64 bits.
- mulhsu multiplies a signed rs1 by an unsigned rs2 and returns the higher 64 bits. 44
- mulw is a 32 bit multiplication. The lower 32 bits are returned, with sign extension.

#### XuanTie-OpenC910

This processor features several new instructions for multiplication.

 $rd \leftarrow sign \ extend(t)$ 

Instruction Operation Description

th.mula  $rd \leftarrow rd + (rs1 \times rs2)$  Accumulate in rd

rd,rs1,rs2 th.mulah  $t[0:31] \leftarrow rd + (rs1[0:15] \times$  Accumulate with result of rd,rs1,rs2 rs2[0:15] 16 bit multiplication.

Table 1.15: Thead Multiplication extensions

<sup>&</sup>lt;sup>44</sup>In a multiple precision context, this instruction can be used to multiply the higher 64 bits that contain the sign, with the lower 64 bits of the other multiplicand, that has no sign.


1.12. The instructions 77

th.mulaw	$t[0:31] \leftarrow rd + (rs1[0:31] \times$	Accumulate with result of
rd,rs1,rs2	rs2[0:31])	32 bit multiplication.
	$rd \leftarrow sign\_extend(t)$	
th.muls	$rd \leftarrow rd - (rs1 \times rs2)$	Subtract from rd the re-
rd,rs1,rs2		sult of the multiplication
th.mulsh	$t[0:31] \leftarrow rd - (rs1[0:15] \times$	Subtract from rd result of
rd,rs1,rs2	rs2[0:15]	16 bit multiplication.
	$rd \leftarrow sign\_extend(t)$	
th.mulsw	$t[0:31] \leftarrow rd - (rs1[0:31] \times$	Subtract from rd result of
rd,rs1,rs2	rs2[0:31])	32 bit multiplication.
	$rd \leftarrow sign\_extend(t)$	

Table 1.15: Thead Multiplication extensions

These operations are encoded using a modified form of the "R" format. Here is the encoding for the mula instruction for instance: mula a0,a1,a2.

Figure 1.16: Modified C910 R Instruction layout



As you can see, the extra-7 field of the "R" format has been split into a 5+2 bit field. The meaning of those 2 bits is described in §1.12.14 page 82

### Division

A change of the standard allows now to implement processors that have multiplication but not division. For those that do feature division, we have:

div features a signed 64 bit division with rounding towards zero.
 Syntax:

```
div rd,rs1,rs2 Operation: rd \leftarrow rs1 / rs2
```

- divu Unsigned division. Syntax and mode of operation the same as DIV.
- rem Signed remainder Syntax: rem rd,rs1,rs2 Operation: rd ← rs1 % rs2
- remu Unsigned remainder. Same as REM but for unsigned data.
- remw and remuw 32 bit versions.

Division by zero returns a result with all bits set, without any trap. <sup>45</sup>

The riscv ISA doesn't provide an instruction for calculating the remainder and the division with only one division operation. The sequence: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 ()where rdq can't be the same as rs1 or rs2) is proposed for optimization.

#### 1 12 6 Shifts

Operation Syntax slli rd, rsrc1, imm Shift left logical immediate. Shift right logical immediate (Shifts in zeros) srli rd, rsrc1, imm Shift right arithmetic (propagating the sign bit) srai rd,rsrc1,imm sll rd,rsrc1,rsrc2 Shift left logical (shifts in zeroes). As sll but works on lower 32 bits. sllw rd, rsrc1, rsrc2 Shift right logical (shifts in zeroes) srl rd, rsrc1, rsrc2 srlw rd, rsrc1, rsrc2 As srl but works on lower 32 bits. Shift right arithmetic (propagating the sign bit) sra rd,rsrc1,rsrc2 As sra but works on lower 32 bits. sraw rd, rsrc1, rsrc2

Table 1.16: Standard shift operations

In all this instructions rsrc1 is the quantity to be shifted, and rsrc2 or imm contain the number of bits to shift.

#### 1.12.7 Control flow

#### **Inconditional Jumps**

 Pseudo
 Base
 Operation

 instruction
 jal x0 label
 Jump inconditional

 jump inconditional
 pc← pc+sign\_extend(imm20 \* 2)

 jal fn
 jal x1,fn
 Call subroutine

 jr register
 jalr x0,register
 Call function pointer in register

Table 1.17: Standard inconditional jumps

The jal instructions uses the 'j' instruction format (See §1.6.6 page 26). The offset immediate (in multiples of 2 bytes) is added to the current program counter value to form the target address. It has a reach of 1MB forward or backwards.

We considered raising exceptions on integer divide by zero, with these exceptions causing a trap in most execution environments. However, this would be the only arithmetic trap in the standard ISA (floating-point exceptions set flags and write default values, but do not cause traps) and would require language implementors to interact with the execution environment's trap handlers for this case. Further, where language standards mandate that a divide-by-zero exception must cause an immediate control flow change, only a single branch instruction needs to be added to each divide operation, and this branch instruction can be inserted after the divide and should normally be very predictably not taken, adding little runtime overhead. The value of all bits set is returned for both unsigned and signed divide by zero to simplify the divider circuitry.

The value of all 1s is both the natural value to return for unsigned divide, representing the largest unsigned number, and also the natural result for simple unsigned divider implementations. Signed division is often implemented using an unsigned division circuit and specifying the same overflow result simplifies the hardware.

<sup>&</sup>lt;sup>45</sup>The riscv standard justifies this with:

The indirect jumps through a register are **not** in multiples of two bytes, beware. The address must be the real address of the target.

### 1.12.8 Conditional expressions

Table 1.18: Standard conditional expressions

Inst	Operation
beq rs1, rs2, label	if (rs1 = rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)
bge rs1, rs2, label	if (rs1 $\geq$ rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)
bgeu rs1, rs2, label	if (rs1 $\geq$ rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)
blt rs1, rs2, label	if (rs1 $\leq$ rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)
bltu rs1, rs2, label	if (rs1 $\leq$ rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)
bne rs1, rs2, label	if (rs1 $\neq$ rs2) pc $\leftarrow$ pc+sign_extend(imm12 $<<$ 1)

All these instructions have a range of  $\pm 4$ K.

Exercise 1: The instruction bgt is an alias. How would you build it from the other instructions?

Exercise 2: Write a small program that uses a conditional branch.

Exercise 3: Disassemble the program. What you see instead of bgt?

Exercise 4: How is the change achieved? Look at the source asm.c.

#### 1.12.9 And, Or, Xor

Table 1.19: Standard boolean instructions

Inst	Operation
and rd,rsrc1,rsrc2	$rd \leftarrow rsrc1 \land rsrc2$
andi rd,rsrc1,imm12	$rd \leftarrow rsrc1 \land imm12$
or rd,rsrc1,rsrc2	$rd \leftarrow rsrc1 \lor rsrc2$
ori rd,rsrc1,imm12	$rd \leftarrow rsrc1 \lor imm12$
xor rd,rsrc1,rsrc2	$rd \leftarrow rsrc1 \oplus rsrc2$
xori rd,rsrc1,imm12	$rd \leftarrow rsrc1 \oplus imm12$

Exercise 5: Use the XOR instruction to invert all bits in an integer register

### 1.12.10 Reading timers

The "Zinctr" extension prescribes at least 3 counters/timers that should be present in all implementations.

- Cycles. The rdcycle pseudo instruction reads the low XLEN bits of the cycle special register which holds the number of clock cycles executed by the processor core on which the hardware thread is running from an arbitrary start time somewhere in the past, probably, when the machine was powered on.
- Time. The rdtime instructions returns the wall clock time since start, sometime in the past.
- Instructions retired. The rdinstret instruction returns the number of instructions retired, i.e. executed (roughly) since some time in the past.

#### Reading standard counters

Instruction	Description
rdtime rd	Reads a 64 bit timer counter
rdcycle rd	Reads a 64 bit cycle counter
rdinstret rd	Reads a 64 bit counter for the number of instructions
	retired, i.e. executed

Table 1.20: Counter reading

The rd placeholder represents a 64 bit register.

Exercise 6: Write a program in assembler to print these 3 counters.

Exercise 7: Try to verify that time corresponds to a time measure

### 1.12.11 CSR instructions

"CSR" stands for Control and Status Register. These registers are used primarily in the privileged part of the instruction set, but there are some uses in the unprivileged instructions (the subject of this book).

#### 1.12.12 Boolean instructions

These instructions correspond to the "Zbb". In the opcode table they have  ${\tt INISN\_CLASS\_ZBB}$  in the class field. extension.

The instructions that work only in a 32 bit environment have been excluded.

The Sifive U74-MC supports the standard Zbb extension. The XuanTie-OpenC910 has two somehow similar instructions, "ff1" and "ff0".

Note: GCC doesn't recognize these instructions in machines using the U74 CPU. You have to force it by adding the (undocumented) option <code>-march=rv64gc\_zbb</code> to the compilation command line. These problems do not affect tiny-asm: it will generate the correct instructions without problems.

Table 1.21: Zbb boolean extension instructions

т.	D. C. C.
Inst.	Description
clz rd,rs1	Counts the number of 0 bits before the first 1 bit, starting at the
	most significant bit and progressing to bit 0. If the input is 0,
	the output is 64. If the most-significant bit of the input is 1, the
	output is 0.
clzw rd,rs1	Counts the number of 0 bits before the first 1 bit, starting at
	bit 31 and progressing to bit 0. If the least-significant word is 0,
	the output is 32. If the most-significant bit of the word is 1, the
	output is 0.
ctz rd,rs1	Counts the number of 0 bits before the first 1 bit, starting at the
	least-significant bit and progressing to the most-significant bit. If
	the input is 0, the output is 64. If the least-significant bit of the
	input is 1, the output is 0.)
ctzw rd,rs1	Counts the number of 0 bits before the first 1 bit, starting at the
	least-significant bit and progressing to the most-significant word.
	If the least significant word is 0, the output is 32. If the least
	significant bit of the input is 1, the output is 0.
cpop rd,rs1	Counts the number of 1 bits in the source register. This operations
	is also known as "population count" or "Hamming weight".
cpopw rd,rs1	Counts the number of 1 bits in the least-significant word of the
	source register
max rd,rs1,rs2	Returns the larger of two signed integers.

Table 1.21: Zbb boolean extension instructions

81

Table 1.21. 255 5000an Catension institutions			
maxu rd,rs1,rs2	Returns the larger of two unsigned integers.		
min rd,rs1,rs2	Returns the smaller of two signed integers.		
minu rd,rs1,rs2	Returns the smaller of two unsigned integers.		
orc.b rd,rs	Combines the bits within each byte using bitwise logical OR. This		
	sets the bits of each byte in the result rd to all zeros if no bit		
	within the respective byte of rs is set, or to all ones if any bit		
	within the respective byte of rs is set.		
orn rd,rs1,rs2	performs the bitwise logical OR operation between rs1 and the		
	bitwise inversion of rs2. $rd \leftarrow rs1 \mid \sim rs2$		
rev8 rd,rs1	Reverses the order of the bytes in rs1.		
rol rd,rs1,rs2	Rotate left. Performs a rotate left of rs1 by the amount in least-		
	significant 6 bits of rs2.		
rolw rd,rs1,rs2	Rotate left. Performs a rotate left of rs1 by the amount in least-		
	significant 5 bits of rs2. The resulting 32 bit vvalue is sign ex-		
	tended to 64.		
ror rd,rs1,rs2	Rotate right. Uses the least significant 6 bits of rs2 for the amount		
	to rotate.		
rori rd,rs1,imm	Rotate right immediate. Uses the least significant 6 bits of imm		
	for the amount to rotate.		
sext.b rd,rs	Sign-extends the least-significant byte in the source to 64 by copy-		
	ing the most-significant bit in the byte (i.e., bit 7) to all of the		
	more-significant bits.		
sext.h rd,rs	Sign-extends the least-significant 16 bits in the source to 64 by		
	copying the most-significant bit in the byte (i.e., bit 7) to all of		
	the more-significant bits.		
sh1add	Shifts rs1 left by 1 and adds it to rs2.		
rd,rs1,rs2			
sh2add	Shifts rs1 left by 2 and adds it to rs2.		
rd,rs1,rs2			
sh1add_uw	This instruction performs an 64 bit wide addition of two addends.		
rd,rs1,rs2	The first addend is rs2. The second addend is the unsigned value		
	formed by extracting the least-significant word of rs1 and shifting		
	it left by 1 place.		
sh2add_uw	Same as above but the shift is by 2 places.		
rd,rs1,rs2			
sh3add_uw	Same as above but the shift is 3 places.		
rd,rs1,rs2			
slli.uw rd,	Takes the least-significant word of rs1, zero-extends it, and shifts		
rs1, imm6	it left by the immediate.		
xnor rd, rs1,	Performs the bit-wise exclusive-NOR operation on rs1 and rs2.		
rs2	rd = ~(rs1 ^ rs2); 46		

Exercise 8: Use the "max" instruction to calculate the absolute value of a signed integer.

## The Zbkb extension

Table 1.22: Zbkb instructions

Inst.	Description

<sup>46</sup> The XNOR operation of two inputs returns 1 if the two inputs are equal, zero otherwise.

pack rd,rs1,rs2	Packs the XLEN/2-bit lower halves of rs1 and rs2 into rd, with
paon ra,rbr,rbz	rs1 in the lower half and rs2 in the upper half.
	= =
packh	Packs the least-significant bytes of rs1 and rs2 into the 16 least-
rd,rs1,rs2	significant bits of rd, zero extending the rest of rd.
packw	packs the low 16 bits of rs1 and rs2 into the 32 least-significant
rd,rs1,rs2	bits of rd, sign extending the 32-bit result to the rest of rd.
rvb rd,rs1	Reverses the order of the bits in every byte of a register.
xperm.b rd,	The xperm.b instruction operates on bytes. The rs1 register con-
rs1, rs2,	tains a vector of 8 8-bit elements. The rs2 register contains a
	vector of 8 8-bit indexes. The result is each element in rs2 re-
	placed by the indexed element in rs1, or zero if the index into rs2
	is out of bounds. This instruction is in the extension Zxbkx.
xperm.n rd,	The xperm.n instruction operates on nibbles. The rs1 register
rs1, rs2	contains a vector of XLEN/4 4-bit elements. The rs2 register
·	contains a vector of XLEN/4 4-bit indexes. The result is each
	element in rs2 replaced by the indexed element in rs1, or zero if
	the index into rs2 is out of bounds. This instruction is in the
	extension Zxbkx.
zext.h rd, rs	This instruction zero-extends the least-significant halfword of the
	source to XLEN by inserting 0's into all of the bits more significant
	than 15.

Table 1.22: Zbkb instructions

#### 1.12.13 Pause instruction

Syntax: pause

The pause instruction is a HINT that indicates the current hart's rate of instruction retirement should be temporarily reduced or paused. The duration of its effect must be bounded and may be zero. No state is changed. The standard says about this:

Software can use the PAUSE instruction to reduce energy consumption while executing spin-wait code sequences. Multithreaded cores might temporarily relinquish execution resources to other harts when PAUSE is executed. It is recommended that a PAUSE instruction generally be included in the code sequence for a spin-wait loop.

Exercise 9: Calculate how long takes a pause instruction in your machine

## 1.12.14 Floating point

Floating point operations are controlled with the status register, fcsr. It is a 32-bit read-/write register that selects the dynamic rounding mode for floating-point arithmetic operations and holds the accrued exception flags.

- Bit 0: NX Inexact
- Bit 1: UF Underflow
- Bit 2: OF Overflow
- Bit 3: DZ Divide by zero
- Bit 4: NV Invalid operation
- Bits 5-7: Rounding mode. This will be used when the instruction uses the dynamic rounding mode. See §1.24 page 84.

#### • Bits 8-31 Reserved.

The fcsr register can be read and written with the FRCSR and FSCSR instructions, which are assembler pseudo instructions, built on the underlying CSR access instructions.

The fields of the csr can also be accessed individually. The instruction frrm reads the rounding mode field. The instruction fsrm writes to it. In a similar fashion frflags and fsflags read and write to the flags field.

#### Syntax:

```
\begin{array}{lll} \text{frrm rd} & \text{rd} \leftarrow \text{ rounding mode} \\ \text{fsrm rd,rs1} & \text{rounding mode} \leftarrow \text{rs1, rd} \leftarrow \text{old rounding mode} \\ \text{frflags rd} & \text{rd} \leftarrow \text{flags} \\ \text{fsflags rd,rs1} & \text{flags} \leftarrow \text{rs1, rd} \leftarrow \text{old flags} \end{array}
```

Exercise 10: Write an assembler program to show the CSR flags in the console


Exercise 11: Write a subroutine that returns the flags of the CSR as a 32 bit integer

Floating point can have 4 possible precision settings: half (16 bits), single (32), double (64) and quad(128). Most machines implement single and double precision, some implement half precision, and (till now) none has implemented 128 bit precision.

### **Encodings**

Floating point instructions use a slightly modified "R" format. Bits 25 and 26 define a "format" field that is used to differenciate between half, single and double precision.

Figure 1.17: Modified R Instruction layout



In the figure above we have:

- Bits 0-6, the opcode, 83 (0x53).
- Bits 7-11, the destination, 10 (0xA)
- Bits 12-14, the rounding mode, 7 (Dynamic rounding mode)
- Bits 15-19, the first source register, 11 (a1)
- Bits 20-24, the second source register 12 (a2)
- Bits 25-26, The format, in this case 0, single precision
- Bits 27-31, The code for the operation, in this case 1, the code for FADD or FSUB.

Bits	Instruction	Description
value	mnemonic	
0 0	S	Single precision
0 1	D	Double precision
1 0	H	Half precision

Table 1.23: Format bits (Bits 25-26)

Table 1.23: Format bits (Bits 25-26)

1 1	Q	128 bit Quad precision

Table 1.24: Rounding mode bits (Bits 12-14)

Bits	Mode	Description
value	mnemonic	
000	RNE	Round to nearest
001	RTZ	Round to zero.
010	RDN	Round down towards $-\infty$
011	RUP	Round up towards $+\infty$
100	RMM	Round to nearest. Ties towards
		max magnitude
101	Reserved	
110	Reserved	
111	DYN	If in the instruction, selects dy-
		namic rounding mode. If in the
		rounding mode register, it is $re$ -
		served

The recognition of the rounding modes for an instruction is done in the case for the letter 'm', in the riscv\_ip function. It uses the riscv\_rm table of rounding modes.

## Floating point instructions

Single precision floating point is called extension "F", double "D" and half "H". There is provision for a "Q" extension for 128 bit numbers but none of the machines I have used implements that yet.

In the instructions below, an adddress is formed by adding the contents of the source register with a sign extended imm12.

Table 1.25: Floating point load/store instructions

Instruction	Description
flw frd,imm12(fs1)	Load single precision data from address at into
	frd.
fsw fs2,imm12(rs1)	Store single precision data from fs2 at address
fld frd,imm12(fs1)	Load double precision data from address at into
	frd
fsd fs2,imm12(rs1)	Store double precision data from fs2 at address
flh frd,imm12(fs1)	Load half precision data from address at into frd
fsh fs2,imm12(rs1)	Store half precision data from fs2 at address

In the instructions above the data will be moved without any changes.

Table 1.26: Floating point arithmetic instructions

Instruction	Description
fadd.{h s d} frd,frs1,frs2	Add. $frd \leftarrow frs1 + frs2$
fsub.{h s d} frd,frs1,frs2	Subtraction. $frd \leftarrow frs1 - frs2$
$fmul.{h s d} frd,frs1,frs2$	Multiplication. $frd \leftarrow frs1 \times frs2$
fdiv.{h s d} frd,frs1,frs2	Division. $frd \leftarrow frs1 \div frs2$
$fmadd.\{h s d\}$	Fused multiply add.
fd,fs1,fs2,fs3	$fd \leftarrow (fs1 \times fs2) + fs3$
$fmsub.\{h s d\}$	Fused multiply subtract.
fd,fs1,fs2,fs3	$fd \leftarrow (fs1 \times fs2) - fs3$
$fnmadd.\{h s d\}$	Fused negative multiply add simple precision.
fd,fs1,fs2,fs3	$fd \leftarrow (-fs1 \times fs2) - fs3^{47}$
$fnmsub.{h s d} fs1,fs2,fs3$	Fused negative subtraction simple precision.
	$fs1 \leftarrow (-fs1 \times fs2) + fs3$

Table 1.27: Floating point square root, min, max instructions

Instruction	Description	
fsqrt.{h s d} rd,rs1	Square root. $rd \leftarrow \sqrt{rs1}$	
Minimum/Maximum		
fmin.{h s d} rd,rs1,rs2	Minimum of two inputs.rd← rs1 <rs2 :<="" ?="" rs1="" td=""></rs2>	
	rs2	
$fmax.{h s d} rd,rs1,rs2$	Maximum of two inputs.rd← rs1 <rs2 ?="" rs2<="" td=""></rs2>	
	: rs1	
$fsgnj.{s d h} fd,fs1,fs2$	Sign injection of fs2 into fs1.	
	$fd[xlen-1] \leftarrow rs2[xlen-1]$	
	$fd[0xlen-2] \leftarrow rs1[0xlen-2]$	
$fsgnjn.{s d h}} fd,fs1,fs2$	Sign injection of neg(fs2) into fs1.	
	$fd[xlen-1] \leftarrow ! rs2[xlen-1]$	
	$\int fd[0xlen-2] \leftarrow rs1[0xlen-2]$	
$fclass.{h s d} rd,fs1$	Classify fs1, returning a classification in rd, that	
	must be an integer register. The bits in the result	
	are explained in table §1.28, page 86. Only one	
	bit will be set.	

In my opinion, this "explanation" doesn't explain why this misnomer is maintained...

 $<sup>^{47}</sup>$  The official riscv manual acknowledges that fnmadd is a  $\mathbf{misnomer}$ . They try to justify this error with:

The FNMSUB and FNMADD instructions are counter intuitively named, owing to the naming of the corresponding instructions in MIPS-IV. The MIPS instructions were defined to negate the sum, rather than negating the product as the RISC-V instructions do, so the naming scheme was more rational at the time. The two definitions differ with respect to signed-zero results. The RISC-V definition matches the behavior of the x86 and ARM fused multiply-add instructions, but unfortunately the RISC-V FNMSUB and FNMADD instruction names are swapped compared to x86 and ARM.

RISC-V Unprivileged ISA V20191214-draft page 77  $\,$ 

Table 1.28: fclass results

Bit number	Meaning
0	$-\infty$
1	rs1 < 0
2	subnormal $rs1 < 0$
3	$rs1 \equiv -0$
4	$rs1 \equiv 0$
5	subnormal $rs1 > 0$
6	rs1 > 0
7	$+\infty$
8	signaling NAN
9	quiet NAN

Table 1.29: Floating point conversion instructions

Instruction	Description	
fcvt.w.s rd,rs1	Converts a single-precision floating-point number to a signed 32-bit integer. Sign-extends the 32-bit	
	result to the destination register width.	
fcvt.s.w rd,rs1	Converts a signed 32-bit integer to a single-precision floating-point number	
fcvt.wu.s rd,rs1	Converts a single-precision floating-point number to an unsigned 32-bit integer. Sign-extends the 32-bit result to the destination register width.	
fcvt.s.wu rd,rs1	Converts a unsigned 32-bit integer to a single-precision floating-point number	
fcvt.l.s rd,rs1	Converts a single-precision floating-point number to a signed 64-bit integer.	
fcvt.s.l rd,rs1	Converts a signed 64-bit integer to a single-precision floating-point number	
fcvt.lu.s rd,rs1	Converts a single-precision floating-point number to an unsigned 64-bit integer.	
fcvt.s.lu rd,rs1	Converts a unsigned 64-bit integer to a single-precision floating-point number	
Other precisions		
fcvt.{1 w 1u wu}.{s d h}	Convert floating point to integer in the different sizes and precisions	
fcvt.{s d h}.{1 lu w wu}	Convert integer to floating point in the different sizes and precisions	
$fcvt.{h s d}.{h s d}$	Convert between different floating point formats.	
fmv.x.w rd,rs1	Moves the single-precision value in floating-point register rs1represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd. The higher 32 bits of the destination register are filled with copies of the floating-point number's sign bit.	
fmv.w.x	Moves the single-precision value encoded in IEEE 754-2008 standard encoding from the lower 32 bits of integer register rs1 to the floating-point register rd.	

Absent from the table of instructions above are the ones introduced in 2023: the "Zfa" extension, that will make possible to load some immediates into fp registers, minimum/maximum operations with NANs and others.  $^{48}$ 

Floating-point compare instructions (feq, flt, fle) perform the specified comparison between floating-point registers (rs1 = rs2, rs1 < rs2, rs1  $\leq$  rs2) writing 1 to the integer register rd if the condition holds, and 0 otherwise.

Table 1.30: Floating point comparison instructions

Instruction	Description
feq.{h s d} rd,fs1,fs2	Equality. $rd \leftarrow (fs1 = fs2)$
flt.{h s d} rd,fs1,fs2	Less than comparison. $rd \leftarrow (fs1 < fs2)$
fle.{h s d} rd,fs1,fs2	Less equal comparison. $rd \leftarrow (fs1 \leq fs2)$

flt. $\{h \mid s \mid d\}$  and fle. $\{h \mid s \mid d\}$  perform signaling comparisons: they set the invalid operation exception flag if either input is NaN. feq performs a quiet comparison: it only sets the invalid operation exception flag if either input is a *signaling* NaN. For all three instructions, the result is 0 if either operand is NaN.

## 1.13 Instructions specific to the Thead processor

All these instructions are prefixed with the letters "th.".

Table 1.31: Thead instructions

Instruction	Description	
th.addsl rd,rs1,rs2,imm2	$rd \leftarrow rs1 + (rs2 << imm2)$	
	Add with shifted register.	
th.ext rd,rs1,imm1,imm2	$rd \leftarrow rs1[imm1:imm2].$	
	Extract bits imm1 to imm2 with sign extension	
th.extu rd,rs1,imm1,imm2	$rd \leftarrow rs1[imm1:imm2].$	
	Extract bits imm1 to imm2 with zero extension	
th.ff0 rd,rs	Finds the first bit with the value of 0 from the high-	
	est bit of rs1 and writes the result back into the rd	
	register. If the highest bit of rs1 is 0, the result 0 is	
	returned. If all the bits in rs1 are 1, the result 64 is	
	returned.	
th.ff1 rd,rs	Finds the first bit with the value of 1 from the highest	
	bit of rs1 and writes the index of this bit back into rd.	
	If the highest bit of rs1 is 1, the result 0 is returned.	
	If all the bits in rs1 are 1, the result 64 is returned.	
th.rev rd,rs1	Reverses the bytes in rs1.	
	$rd[7] \leftarrow rs[0] rd[6] \leftarrow rs[1] rd[5] \leftarrow rs[2]$	
	$rd[4] \leftarrow rs[3] rd[3] \leftarrow rs[4] rd[2] \leftarrow rs[5]$	
	$rd[1] \leftarrow rs[6] rd[0] \leftarrow rs[7]$	
th.revw rd,rs1	Reverses the bytes in lower word of rs1.	
	$rd[3] \leftarrow rs[0] rd[2] \leftarrow rs[1] rd[1] \leftarrow rs[2]$	
	rd[0]← rs[3]	
th.tst rd,rs1,imm6	rd contains the bit at position imm6 of rs1.	

<sup>&</sup>lt;sup>48</sup>They are not supported in tiny-asm, nor do they have any implementation in actual hardware yet.

Table 1.31: Thead instructions

Table	1.51. Thead histractions		
th.tstnbz rd, rs1	Tests for a zero byte in rs1. Each byte of rd will be either 0xff (the corresponding byte is zero) or 0 (the corresponding byte is different than zero)		
th.lbia rd,(rs1),imm5,imm2	Post-increment.		
	$signExt(rd \leftarrow mem[rs1]);$		
	$rs1 \leftarrow rs1 + imm5 << imm2$		
	rd and rs1 must be different registers.		
th.lbib rd,(rs1),imm5,imm2	Pre-increment.		
	$rs1 \leftarrow rs1 + imm5 << imm2;$		
	$signExt(rd \leftarrow mem[rs1])$		
	rd and rs1 must be different registers.		
th.lbuia rd,(rs1),imm5,imm2	Post-increment.		
	$zeroExt(rd \leftarrow mem[rs1]);$		
	$rs1 \leftarrow rs1 + imm5 < < imm2$		
	rd and rs1 must be different registers.		
th.lbuib rd,(rs1),imm5,imm2	Pre-increment.		
011.10410 14, (101), 1111110, 1111112	$rs1 \leftarrow rs1 + imm5 << imm2;$		
	$zeroExt(rd \leftarrow mem[rs1])$		
	rd and rs1 must be different registers.		
th.ldd rd1,rd2, (rs1),imm2	Load pair of registers.		
	$address \leftarrow rs1 + zero\_extend(imm2 << 4)$		
	$rd1 \leftarrow mem[address + 7 : address]$		
	$rd2 \leftarrow mem[address + 15 : address + 8]$		
th.ldia rd,(rs1),imm5,imm2	Load byte with post increment		
	$rd \leftarrow signExt(mem[rs1 + 7 : rs1])$		
	$rs1 \leftarrow rs1 + signExt(imm5 << imm2)$		
th.ldib rd,(rs1),imm5,imm2	Load byte with pre increment		
,,,,,,	$rs1 \leftarrow rs1 + signExt(imm5 << imm2) \ rd \leftarrow$		
	signExt(mem[rs1 + 7:rs1])		
	[ •••]		
th.lhia rd,(rs1),imm5,imm2	Load half word with post increment		
011.11114 14, (181), 11mme, 11mm2	$rd \leftarrow signExt(mem[rs1 + 1 : rs1]) \ rs1 \leftarrow rs1 + $		
	signExt(imm5 << imm2)		
+1 11:11 (1) :			
th.lhib rd,(rs1),imm5,imm2	Load half word with pre increment		
	$rd \leftarrow signExt(mem[rs1+1:rs1])$		
	$rs1 \leftarrow rs1 + signExt(imm5 << imm2)$		
th.lhuia rd,(rs1),imm5,imm2	Load half word with post increment and zero extend.		
	$rd \leftarrow zeroExt(mem[rs1 + 1 : rs1])$		
	$rs1 \leftarrow rs1 + signExt(imm5 << imm2)$		
th.lhib rd,(rs1),imm5,imm2	Load half word with pre increment and zero extend.		
	$rd \leftarrow zeroExt(mem[rs1 + 1 : rs1])$		
	$rs1 \leftarrow rs1 + signExt(imm5 << imm2)$		
th.lrb rd,rs1,imm2	Load sign extended byte with shifted register.		
•	$rd \leftarrow signExt(mem[rs1 + (rs2 << imm2)])$		
th.lrbu rd,rs1,imm2	Load zero extended byte with shifted register.		
•	$rd \leftarrow zeroExt(mem[rs1 + (rs2 << imm2)])$		
th.lrd rd,rs1,imm2	Load double word with shifted register.		
	$rd \leftarrow mem[rs1 + (rs2 << imm2)]$		
	[ 14 1 10010[101   (101 \ 1011102)]		

th.lrh rd,rs1,imm2 Load half word with sign extend and shifted register.  $rd \leftarrow mem[rs1 + (rs2 << imm2)]$ Load half word with zero extend and shifted register. th.lrhu rd,rs1,imm2  $rd \leftarrow mem[rs1 + (rs2 << imm2)]$ th.lrw rd,rs1,imm2 Load word with sign extend and shifted register.  $rd \leftarrow mem[rs1 + (rs2 << imm2)]$ th.lrwu rd,rs1,imm2 Load word with zero extend and shifted register.  $rd \leftarrow mem[rs1 + (rs2 << imm2)]$ th.lurb rd,rs1,rs2,imm2 Load byte, shift it, then sign extend result.  $rd \leftarrow signExt(mem[rs1 + zeroExt(rs2[0:31])] <<$ imm2)Load byte, shift it, then zero extend result. th.lurbu rd,rs1,rs2,imm2  $rd \leftarrow zeroExt(mem[rs1 + zeroExt(rs2[0:31])] < <$ imm2)Load double word, shift the result. th.lurd rd,rs1,rs2,imm2  $rd \leftarrow mem[rs1 + zeroExt(rs2[0:31])] << imm2$ Load half word, shift the result. th.lurh rd,rs1,rs2,imm2  $rd \leftarrow signExt(mem[rs1 + zeroExt(rs2[0:31])] <<$ th.lurhu rd,rs1,rs2,imm2 Load half word, shift the result.  $rd \leftarrow zeroExt(mem[rs1 + zeroExt(rs2[0:31])] <<$ imm2)th.lurw rd,rs1,rs2,imm2 Load word, shift the result.  $rd \leftarrow signExt(mem[rs1 + zeroExt(rs2[0:31])] <<$ imm2)th.lurwu rd1,rd2,(rs1),imm2 Load word register pair.  $address \leftarrow rs1 + zeroExt(imm2 << 3)$  $rd1 \leftarrow signExt(mem[address + 3 : address])$  $rd2 \leftarrow signExt(mem[address + 7 : address + 4])$ th.lwd rd,rs1,(rs2),imm2

Table 1.31: Thead instructions

#### 1 14 Pseudo instructions

The accepted policy under risc-v is the opposite to the ARM64 assembler. Under ARM64, the assembler will issue an error if an instruction alias expands to more than one instruction. Here, it is quite the opposite, the assembler (and above all, the linker) is responsible for expanding high level macros.

Table 1102. I Board Mistrations			
Pseudo	Base instruction	Meaning	
beqz rs, offset	beq rs, x0, offset	Branch if $=$ zero	
bgez rs, offset	bge rs, x0, offset	Branch if ≥zero	
bgt rs, rt, offset	blt rt, rs, offset	Branch if >	
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned	
bgtz rs, offset	blt x0, rs, offset	Branch if > zero	
ble rs, rt, offset	bge rt, rs, offset	Branch if $\leq$	
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if $\leq$ , unsigned	
blez rs, offset	bge x0, rs, offset	Branch if $\leq$ zero	
bltz rs, offset	blt rs, x0, offset	Branch if < zero	
bnez rs, offset	bne rs, x0, offset	Branch if $\neq$ zero	

Table 1.32: Pseudo instructions

Table 1.32: Pseudo instructions

call offset	auipc x1, offset[31:12];	Call far-away subrou-
	jalr x1, x1, offset[11:0]	tine
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision abso-
		lute value. Just an
		alias.
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision abso-
		lute value
fence	fence iorw, iorw	Fence on all memory
		and I/O
fl{w d} rd, symbol,	<pre>auipc rt, symbol[31:12];</pre>	Floating-point load
rt	fl{w d} rd, symbol[11:0](rt)	global
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision
·		register
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision
		register
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision
		negate
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fs{w d} rd,symbol,	auipc rt, symbol[31:12];	Floating-point store
rt	fs{w d} rd, symbol[11:0](rt)	global
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jalr rs jalr	x1, rs, 0	Jump and link register
jr rs	jalr x0, rs, 0	Jump register
$\frac{1\{b h w d\} rd,}{1\{b h w d\} rd,}$	auipc rd, symbol[31:12];	Load global
symbol	1{b h w d} rd,	Loud global
by mbo i	symbol[11:0](rd)	
la rd, symbol	auipc rd, symbol@GOT[31:12];	Load address With
ia ia, bymboi	lw d rd, symbol@GOT[11:0](rd)	option pic
la rd, symbol	auipc rd, symbol[31:12];	Load address With
ia ia, symboi	addi rd, rd, symbol[31.12],	option nopic (Default)
li rd immodiata	Myriad sequences	Load immediate
li rd, immediate	auipc rd, symbol[31:12];	Load local address
ila id, symbol	addi rd, rd, symbol[31:12]; addi rd, rd, symbol[11:0]	Load local address
	addi rd, rs, 0	Copy register
mv rd, rs		
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
nop	addi x0, x0, 0	No operation
not rd, rs	xori rd, rs, -1	Ones' complement
pause	fence w, 0	PAUSE hint
ret	jalr x0, x1, 0	Return from subrou-
		tine
s{b h w d} rd,	auipc rt, symbol[31:12];	Store global
symbol, rt	s{b h w d} rd,	
	symbol[11:0](rt)	
seqz rd, rs	sltiu rd, rs, 1	Set if = zero

sion is available

sext.b rd, rs slli rd, rs, XLEN - 8; Sign extend byte It srai rd, rd, XLEN - 8 will expand to another instruction sequence when B extension is available sext.h rd, rs slli rd, rs, XLEN - 16; Sign extend half word srai rd, rd, XLEN - 16 It will expand to another instruction sequence when B extension is available Sign extend word sext.w rd, rs addiw rd, rs, 0 sgtz rd, rs slt rd, x0, rs Set if > zero slt rd, rs, x0 Set if < zero sltz rd, rs snez rd, rs sltu rd, x0, rs Set if  $\neq$  zero tail offset auipc x6, offset[31:12]; Tail call far-away subjalr x0, x6, offset[11:0] routine. andi rd, rs, 255 Zero extend byte zext.b rd, rs slli rd, rs, XLEN - 16; Zero extend half word zext.h rd, rs srli rd, rd, XLEN - 16 It will expand to another instruction sequence when B extension is available zext.w rd, rs slli rd, rs, XLEN - 32; Zero extend word It srli rd, rd, XLEN - 32 will expand to another instruction sequence when B exten-

Table 1.32: Pseudo instructions

Exercise 12: Mismatch between source and disassembly. Explain Consider this program:

```
.globl main
1
2 main:
3
     la a0,.L2
4
     jr ra
5 .L2:
```

When we assemble this with gcc -o addr.o addr.s we obtain an object file. When we disassemble it, we obtain:

```
1 Disassembly of section .text:
3 0000000000000000 <main>:
4 0: 00000517
                       auipc a0,0x0
5 4: 00050513
                       mv a0,a0
6 8: 00008067
                       ret
```

Explain why this mismatch.

## 1.15 Further reading

- 1. The latest release of the Instruction Set Architecture (ISA): github/riscv
- 2. Linux Standard Base Core Specification, Generic Part. This is the official documentation for the ELF file format, for the debug frame machinery, etc. Download it from linuxfoundation.org.
- 3. The MaskRay blog. This is a very interesting blog full of references to low level stuff both for ARM, RISCV and other stuff, even windows. See: maskray.me
- 4. Improving DWARF. This is a very good and very readable critique of DWARF tables, presenting a DWARF table verifier, and, in general, a new perspective in debug tables and stack unwinding. (Slides) inria/france
- 5. This is the research article for the above slides. acm.org
- 6. A complete description of riscv relocations: sifive-blog
- 7. The specifications of the "Zbb" (bit manipulation) extension. github/riscv/bitmanip
- 8. The official specifications for the assembler: github/riscv/asm
- 9. Specifications for the Thead processor. www.t-head.cn

Instruction	Syntax	Actions
This is deciron	Arithmetic	Actions
Add	add rd,rs1,rs2	$rd \leftarrow rs1 + rs2$
Subtract	sub rd,rs1,rs2	$rd \leftarrow rs1 - rs2$
Add immediate	addi rd,rs1,imm12	$rd \leftarrow rs1 \pm imm12$
Set less than	slt rd,rs1,rs2	$rd \leftarrow (rs1 < rs2)$
Set less than immediate	slti rd,rs1,imm12	$rd \leftarrow (rs1 < \pm imm12)$
Set less than unsigned	sltu rd,rs1,rs2	$rd \leftarrow (rs1 < \pm rmm12)$ $rd \leftarrow (rs1 < u rs2)$
Set less than imm. unsgn.	sltiu rd,rs1,imm12	$rd \leftarrow (rs1 <_u \pm imm12)$
Load upper immediate	lui rd,imm20	$rd \leftarrow signEx(imm20 << 12)$
Add upper immediate to PC	auipc rd,imm20	$rd \leftarrow signEx(imm20 << 12) + pc$
Trad apper minicalate to 1 C	Logical	Ta \   SignEa (mini20 \ \ 12)   pc
And	and rd,rs1,rs2	$rd \leftarrow rs1 \wedge rs2$
Or	or rd,rs1,rs2	$rd \leftarrow rs1 \lor rs2$
Xor	xor rd,rs1,rs2	$rd \leftarrow rs1 \oplus rs2$
And immediate	and rd,rs1,imm12	$rd \leftarrow rs1 \wedge \pm imm12$
Or immediate	or rd,rs1,imm12	$rd \leftarrow rs1 \lor \pm imm12$
Xor immediate	xor rd,rs1,imm12	$rd \leftarrow rs1 \oplus \pm imm12$
Shift left logical	sll rd,rs1,rs2	$rd \leftarrow rs1 << rs2$
Shift right logical	srl rd,rs1,rs2	$rd \leftarrow rs1 >> rs2$
Shift right arithmetic	srl rd,rs1,rs2	$rd \leftarrow rs1 >> rs2$
Shift left logical immediate	sll rd,rs1,imm12	$rd \leftarrow rs1 << imm12$
Shift right logical immediate	srl rd,rs1,imm12	$rd \leftarrow rs1 >> imm12$
Shift right arithmetic imme-	srl rd,rs1,rs2	$rd \leftarrow rs1 >> imm12$
diate	211 14,121,122	
	Loads and stores	 
Load 64	ld rd,imm12(rs1)	$rd \leftarrow M[rs1 \pm imm12]$
Load 32	lw rd,imm12(rs1)	$rd \leftarrow signEx(M[rs1 \pm imm12])$
Load 16	lh rd,imm12(rs1)	$rd \leftarrow signEx(M[rs1 \pm imm12])$
Load 8	lb rd,imm12(rs1)	$rd \leftarrow signEx(M[rs1 \pm imm12])$
Load 32 unsigned	lwu rd,imm12(rs1)	$rd \leftarrow zeroEx(M[rs1 \pm imm12])$
Load 16 unsigned	lh rd,imm12(rs1)	$rd \leftarrow zeroEx(M[rs1 \pm imm12])$
Load 8 unsigned	lb rd,imm12(rs1)	$rd \leftarrow zeroEx(M[rs1 \pm imm12])$
Store 64	sd rs2,imm12(rs1)	$M[rs1 \pm imm12] \leftarrow rs2$
Store 32	sw rs2,imm12(rs1)	$M[rs1 \pm imm12] \leftarrow rs2$
Store 16	sh rs2,imm12(rs1)	$M[rs1 \pm imm12] \leftarrow rs2$
Store 8	sb rs2,imm12(rs1)	$M[rs1 \pm imm12] \leftarrow rs2$
	Control	
Branch equal	beq rs1,rs2,imm12	$(rs1 = rs2)?pc \leftarrow (imm12 \times 2)$
Branch not equal	bne rs1,rs2,imm12	$(rs1 \neq rs2)?pc \leftarrow (imm12 \times 2)$
Branch greater equal	bge rs1,rs2,imm12	$(rs1 \ge rs2)?pc \leftarrow (imm12 \times 2)$
Branch greater equal unsgn.	bgeu rs1,rs2,imm12	$(rs1 \ge_u rs2)?pc \leftarrow (imm12 \times 2)$
Branch less than	blt rs1,rs2,imm12	$(rs1 \ge rs2)?pc \leftarrow (imm12 \times 2)$
Branch less than unsigned	bltu rs1,rs2,imm12	$(rs1 \ge_u rs2)?pc \leftarrow (imm12 \times 2)$
Jump and link	jal rd,imm20	$rd \leftarrow pc + 4$
-		$pc \leftarrow (imm20 \land \sim 1)$
Jump and link register	jalr rd,imm12(rs1)	$rd \leftarrow pc + 4$
_		$pc \leftarrow rs1 \pm (imm20 \land \sim 1)$

Instruction	Extension	Parameters	Flags
add	С	"Cc,Cc,CL"	alias
add	С	"Ct,Cc,CK"	alias
add	С	"d,CU,CV"	alias
add	С	"d,CU,Co"	alias
add	C	"d,CV,CU"	alias
add	С	"d,Cz,CV"	alias
add	I	"d,s,j"	alias
add	I	"d,s,t"	_
add	I	"d,s,t,1"	_
add.uw	ZBA	"d,s,t"	_
addi	С	"Cc,Cc,CL"	alias
addi	C	"Ct,Cc,CK"	alias
addi	C	"d,CU,Cj"	alias
addi	C	"d,CU,z"	alias
addi	C	"d,CV,z"	alias
addi	C	"d,Cz,Co"	alias
addi	I	"d,s,j"	_
addiw	C	"d,CU,Co"	alias
addiw	I	"d,s,j"	
addw	C	"Cs,Ct,Cw"	alias
addw	C	"Cs,Cw,Ct"	alias
addw	C	"d,CU,Co"	alias
addw	I	"d,s,j"	alias
addw	I	"d,s,t"	anas
aes32dsi	ZKND	"d,s,t,y"	_
aes32dsmi	ZKND	"d,s,t,y"	_
aes32usiii aes32esi	ZKNE	"d,s,t,y"	_
aes32esmi	ZKNE		_
aes52esmi aes64ds	ZKNE	"d,s,t,y"	
	ZKND	"d,s,t"	
aes64dsm		"d,s,t"	
aes64es	ZKNE	"d,s,t"	
aes64esm	ZKNE	"d,s,t"	
aes64im	ZKND	"d,s"	
aes64ks1i	ZKND	"d,s,Y"	-
241 0	ZKNE		
aes64ks2	ZKND	"d,s,t"	-
111	ZKNE		1 6 0 1
amoadd.d	A	"d,t,0(s)"	dref   8-byte
amoadd.d.aq	A	"d,t,0(s)"	dref   8-byte
amoadd.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amoadd.d.rl	A	"d,t,0(s)"	dref   8-byte
amoadd.w	A	"d,t,0(s)"	dref   4-byte
amoadd.w.aq	A	"d,t,0(s)"	dref   4-byte
amoadd.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amoadd.w.rl	A	"d,t,0(s)"	dref   4-byte
amoand.d	A	"d,t,0(s)"	dref   8-byte
amoand.d.aq	A	"d,t,0(s)"	dref   8-byte
amoand.d.aqrl	A	"d,t,0(s)"	dref   8-byte
${\tt amoand.d.rl}$	A	"d,t,0(s)"	dref   8-byte

Instruction	Extension	Parameters	Flags
amoand.w	A	"d,t,0(s)"	dref   4-byte
amoand.w.aq	A	"d,t,0(s)"	dref 4-byte
amoand.w.aqrl	A	"d,t,0(s)"	dref 4-byte
amoand.w.rl	A	"d,t,0(s)"	dref 4-byte
amomax.d	A	"d,t,0(s)"	dref   8-byte
amomax.d.aq	A	"d,t,0(s)"	dref   8-byte
amomax.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amomax.d.rl	A	"d,t,0(s)"	dref 8-byte
amomax.w	A	"d,t,0(s)"	dref 4-byte
amomax.w.aq	A	"d,t,0(s)"	dref 4-byte
amomax.w.aqrl	A	"d,t,0(s)"	dref 4-byte
amomax.w.rl	A	"d,t,0(s)"	dref 4-byte
amomaxu.d	A	"d,t,0(s)"	dref   8-byte
amomaxu.d.aq	A	"d,t,0(s)"	dref   8-byte
amomaxu.d.aqrl	A	"d,t,0(s)"	dref 8-byte
amomaxu.d.rl	A	"d,t,0(s)"	dref 8-byte
amomaxu.w	A	"d,t,0(s)"	dref 4-byte
amomaxu.w.aq	A	"d,t,0(s)"	dref 4-byte
amomaxu.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amomaxu.w.rl	A	"d,t,0(s)"	dref   4-byte
amomin.d	A	"d,t,0(s)"	dref 8-byte
amomin.d.aq	A	"d,t,0(s)"	dref   8-byte
amomin.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amomin.d.rl	A	"d,t,0(s)"	dref 8-byte
amomin.w	A	"d,t,0(s)"	dref 4-byte
amomin.w.aq	A	"d,t,0(s)"	dref   4-byte
amomin.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amomin.w.rl	A	"d,t,0(s)"	dref   4-byte
amominu.d	A	"d,t,0(s)"	dref   8-byte
amominu.d.aq	A	"d,t,0(s)"	dref   8-byte
amominu.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amominu.d.rl	A	"d,t,0(s)"	dref   8-byte
amominu.w	A	"d,t,0(s)"	dref   4-byte
amominu.w.aq	A	"d,t,0(s)"	dref   4-byte
amominu.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amominu.w.rl	A	"d,t,0(s)"	dref   4-byte
amoor.d	A	"d,t,0(s)"	dref   8-byte
amoor.d.aq	A	"d,t,0(s)"	dref   8-byte
amoor.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amoor.d.rl	A	"d,t,0(s)"	dref   8-byte
amoor.w	A	"d,t,0(s)"	dref   4-byte
amoor.w.aq	A	"d,t,0(s)"	dref   4-byte
amoor.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amoor.w.rl	A	"d,t,0(s)"	dref   4-byte
amoswap.d	A	"d,t,0(s)"	dref   8-byte
amoswap.d.aq	A	"d,t,0(s)"	dref   8-byte
amoswap.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amoswap.d.rl	A	"d,t,0(s)"	dref   8-byte
amoswap.w	A	"d,t,0(s)"	dref 4-byte
	1	<u> </u>	<u> </u>

Instruction	Extension	Parameters	Flags
amoswap.w.aq	A	"d,t,0(s)"	dref   4-byte
amoswap.w.aqrl	A	"d,t,0(s)"	dref 4-byte
amoswap.w.rl	A	"d,t,0(s)"	dref 4-byte
amoxor.d	A	"d,t,0(s)"	dref   8-byte
amoxor.d.aq	A	"d,t,0(s)"	dref   8-byte
amoxor.d.aqrl	A	"d,t,0(s)"	dref   8-byte
amoxor.d.rl	A	"d,t,0(s)"	dref   8-byte
amoxor.w	A	"d,t,0(s)"	dref   4-byte
amoxor.w.aq	A	"d,t,0(s)"	dref   4-byte
amoxor.w.aqrl	A	"d,t,0(s)"	dref   4-byte
amoxor.w.rl	A	"d,t,0(s)"	dref   4-byte
and	C	"Cs,Ct,Cw"	alias
and	C	"Cs,Cw,Co"	alias
and	C	"Cs,Cw,Ct"	alias
and	I	"d,s,j"	alias
and	I	"d,s,t"	
andi	C	"Cs,Cw,Co"	alias
andi	I	"d,s,j"	anas
andn	Zbb Zbkb	"d,s,t"	
	I	"d,u"	
auipc	Zbs		- ling
bclr		"d,s,>"	alias
bclr	Zbs	"d,s,t"	
bclri	Zbs	"d,s,>"	
beq	С	"Cs,Cz,Cp"	alias   condbranch
beq	I	"s,t,p"	condbranch
beqz	С	"Cs,Cp"	alias   condbranch
beqz	I	"s,p"	alias   condbranch
bext	Zbs	"d,s,>"	alias
bext	Zbs	"d,s,t"	_
bexti	Zbs	"d,s,>"	_
bge	I	"s,t,p"	condbranch
bgeu	I	"s,t,p"	condbranch
bgez	I	"s,p"	alias   condbranch
bgt	I	"t,s,p"	alias   condbranch
bgtu	I	"t,s,p"	alias   condbranch
bgtz	I	"t,p"	alias   condbranch
binv	Zbs	"d,s,>"	alias
binv	Zbs	"d,s,t"	_
binvi	Zbs	"d,s,>"	
ble	I	"t,s,p"	alias   condbranch
bleu	I	"t,s,p"	alias   condbranch
blez	I	"t,p"	alias   condbranch
blt	I	"s,t,p"	condbranch
bltu	I	"s,t,p"	condbranch
bltz	I	"s,p"	alias   condbranch
bne	С	"Cs,Cz,Cp"	alias   condbranch
bne	I	"s,t,p"	condbranch
bnez	C	"Cs,Cp"	alias   condbranch
bnez	I	"s,p"	alias   condbranch

Instruction	Extension	Parameters	Flags
brev8	Zbkb	"d,s"	_
brev8	Zbkb	"d,s"	_
bset	Zbs	"d,s,>"	alias
bset	Zbs	"d,s,t"	_
bseti	Zbs	"d,s,>"	_
c.add	С	"d,CV"	_
c.addi	С	"d,Co"	_
c.addi16sp	С	"Cc,CL"	_
c.addi4spn	С	"Ct,Cc,CK"	_
c.addiw	С	"d,Co"	_
c.addw	С	"Cs,Ct"	_
c.and	С	"Cs,Ct"	_
c.andi	С	"Cs,Co"	_
c.beqz	С	"Cs,Cp"	condbranch
c.bnez	С	"Cs,Cp"	condbranch
c.ebreak	С	1111	_
c.fld	D and C	"CD,Cl(Cs)"	dref   8-byte
c.fldsp	D and C	"D,Cn(Cc)"	dref 8-byte
c.flw	F and C	"CD,Ck(Cs)"	dref   4-byte
c.flwsp	F and C	"D,Cm(Cc)"	dref   4-byte
c.fsd	D and C	"CD,Cl(Cs)"	dref   8-byte
c.fsdsp	D and C	"CT,CN(Cc)"	dref   8-byte
c.fsw	F and C	"CD,Ck(Cs)"	dref   4-byte
c.fswsp	F and C	"CT,CM(Cc)"	dref   4-byte
c.j	С	"Ca"	branch
c.jal	С	"Ca"	jsr
c.jalr	С	"d"	jsr
c.jr	С	"d"	branch
c.ld	С	"Ct,Cl(Cs)"	dref   8-byte
c.ldsp	C	"d,Cn(Cc)"	dref   8-byte
c.li	С	"d,Co"	-
c.lui	С	"d,Cu"	_
c.lw	С	"Ct,Ck(Cs)"	dref   4-byte
c.lwsp	С	"d,Cm(Cc)"	-
c.mv	С	"d,CV"	-
c.nop	С	""	alias
c.nop	С	"Cj"	alias
c.or	С	"Cs,Ct"	-
c.sd	С	"Ct,Cl(Cs)"	dref   8-byte
c.sdsp	С	"CV,CN(Cc)"	dref   8-byte
c.slli	С	"d,C>"	_
c.slli64	C	"d"	_
c.srai	C	"Cs,C>"	_
c.srai64	C	"Cs"	
c.srli	$\frac{c}{C}$	"Cs,C>"	
c.srli64	$\frac{c}{C}$	"Cs"	
c.sub	C	"Cs,Ct"	_
c.subw	C	"Cs,Ct"	
C.SW	C	"Ct,Ck(Cs)"	dref   4-byte
C.DW			arer   4-pyre

Instruction	Extension	Parameters	Flags
c.swsp	С	"CV,CM(Cc)"	dref   4-byte
c.unimp	С	11 11	0xffffU,-
c.xor	С	"Cs,Ct"	_
call	I	"c"	macro
call	I	"d,c"	macro
cbo.clean	ZICBOM	"0(s)"	_
cbo.flush	ZICBOM	"0(s)"	_
cbo.inval	ZICBOM	"0(s)"	_
cbo.zero	ZICBOZ	"0(s)"	_
clmul	ZBC   ZBKC	"d,s,t"	_
clmulh	ZBC ZBKC	"d,s,t"	_
clmulr	ZBC	"d,s,t"	
clz	Zbb	"d,s"	
clzw	Zbb	"d,s"	
срор	Zbb	"d,s"	
срорш	Zbb	"d,s"	
csrc	ZICSR	"E,Z"	alias
csrc	ZICSR	"E,s"	alias
	ZICSR	"E,Z"	alias
csrci	ZICSR	"d,E"	alias
csrr	ZICSR	"d,E,Z"	alias
csrrc		1 ' '	anas
csrrc	ZICSR	"d,E,s"	
csrrci	ZICSR	"d,E,Z"	
csrrs	ZICSR	"d,E,Z"	alias
csrrs	ZICSR	"d,E,s"	_
csrrsi	ZICSR	"d,E,Z"	_
csrrw	ZICSR	"d,E,Z"	alias
csrrw	ZICSR	"d,E,s"	
csrrwi	ZICSR	"d,E,Z"	_
csrs	ZICSR	"E,Z"	alias
csrs	ZICSR	"E,s"	alias
csrsi	ZICSR	"E,Z"	alias
csrw	ZICSR	"E,Z"	alias
csrw	ZICSR	"E,s"	alias
csrwi	ZICSR	"E,Z"	alias
ctz	Zbb	"d,s"	_
ctzw	Zbb	"d,s"	
div	M	"d,s,t"	_
divu	M	"d,s,t"	
divuw	M	"d,s,t"	_
divw	M	"d,s,t"	_
dret	I	""	_
ebreak	С	1111	alias
ebreak	Ī	1111	_
ecall	I	1111	
fabs.d	D INX	"D,U"	alias
fabs.h	ZFH INX	"D,U"	alias
fabs.q	Q INX	"D,U"	alias
fabs.s	F INX	"D,U"	alias

Instruction	Extension	Parameters	Flags
fadd.d	D INX	"D,S,T"	_
fadd.d	D INX	"D,S,T,m"	-
fadd.h	ZFH INX	"D,S,T"	_
fadd.h	ZFH INX	"D,S,T,m"	_
fadd.q	Q INX	"D,S,T"	_
fadd.q	Q INX	"D,S,T,m"	_
fadd.s	FINX	"D,S,T"	_
fadd.s	FINX	"D,S,T,m"	_
fclass.d	D_INX	"d,S"	-
fclass.h	ZFH_INX	"d,S"	-
fclass.q	Q_INX	"d,S"	-
fclass.s	F_INX	"d,S"	-
fcvt.d.h	Zfhmin and	"D,S"	_
	D_NX		
fcvt.d.l	D_INX	"D,s"	-
fcvt.d.l	D_INX	"D,s,m"	-
fcvt.d.lu	D_INX	"D,s"	-
fcvt.d.lu	D_INX	"D,s,m"	-
fcvt.d.q	Q_INX	"D,S"	-
fcvt.d.q	Q_INX	"D,S,m"	_
fcvt.d.s	D_INX	"D,S"	-
fcvt.d.w	D_INX	"D,s"	-
fcvt.d.wu	D_INX	"D,s"	-
fcvt.h.d	Zfhmin and	"D,S"	-
	D_INX		
fcvt.h.d	Zfhmin and	"D,S,m"	_
	D_INX		
fcvt.h.l	ZFH_INX	"D,s"	
fcvt.h.l	ZFH_INX	"D,s,m"	
fcvt.h.lu	ZFH_INX	"D,s"	
fcvt.h.lu	ZFH_INX	"D,s,m"	
fcvt.h.q	Zfhmin	"D,S"	_
	and_Q_INX		
fcvt.h.q	Zfhmin	$^{\prime\prime}D,S,m^{\prime\prime}$	_
	and_Q_INX	IID CII	
fcvt.h.s	ZFHMIN_INX	"D,S"	_
fcvt.h.s	ZFHMIN_INX	"D,S,m"	_
fcvt.h.w	ZFH_INX	"D,s"	_
fcvt.h.w	ZFH_INX	"D,s,m"	_
fcvt.h.wu	ZFH_INX	"D,s"	
fcvt.h.wu	ZFH_INX	"D,s,m"	
fcvt.l.d	D_INX	"d,S"	
fcvt.l.d	D_INX	"d,S,m"	
fcvt.l.h	ZFH_INX	"d,S"	
fcvt.l.h	ZFH_INX	"d,S,m"	
fcvt.l.q	Q_INX	"d,S"	
fcvt.l.q	Q_INX	"d,S,m"	
fcvt.l.s	F_INX	"d,S"	
fcvt.l.s	F_INX	"d,S,m"	
fcvt.lu.d	D_INX	"d,S"	-

Instruction	Extension	Parameters	Flags
fcvt.lu.d	D INX	"d,S,m"	-
fcvt.lu.h	ZFH INX	"d,S"	-
fcvt.lu.h	ZFH INX	"d,S,m"	-
fcvt.lu.q	Q INX	"d,S"	_
fcvt.lu.q	Q INX	"d,S,m"	_
fcvt.lu.s	F INX	"d,S"	_
fcvt.lu.s	F INX	"d,S,m"	_
fcvt.q.d	Q INX	"D,S"	_
fcvt.q.h	Zfhmin	"D,S"	_
1	and Q INX	,	
fcvt.q.l	Q INX	"D,s"	_
fcvt.q.l	Q INX	"D,s,m"	_
fcvt.q.lu	Q INX	"D,s"	_
fcvt.q.lu	Q INX	"D,s,m"	
fcvt.q.s	Q INX	"D,S"	
fcvt.q.w	Q INX	"D,s"	
fcvt.q.wu	Q INX	"D,s"	
fcvt.s.d	D INX	"D,S"	
fcvt.s.d	D INX	"D,S,m"	
fcvt.s.h	ZFHMIN INX	"D,S"	
fcvt.s.l	F INX	"D,s"	
fcvt.s.l	F INX	"D,s,m"	
fcvt.s.lu	F INX	"D,s"	
fcvt.s.lu	F INX	"D,s,m"	
fcvt.s.q	Q INX	"D,S"	
fcvt.s.q	Q INX	"D,S,m"	
fcvt.s.w	F INX	"D,s"	
fcvt.s.w	F INX	"D,s,m"	
fcvt.s.wu	F INX	"D,s"	
fcvt.s.wu	F INX	"D,s,m"	
fcvt.w.d	D INX	"d,S"	
fcvt.w.d	D INX	"d,S,m"	_
fcvt.w.h	ZFH INX	"d,S"	_
fcvt.w.h	ZFH_INX	"d,S,m"	
	Q_INX	"d,S"	
fcvt.w.q	Q INX	"d,S,m"	_
fcvt.w.q fcvt.w.s	F INX	"d,S"	_
	F INX	"d,S,m"	_
fcvt.w.s	D INX	"d,S"	_
fcvt.wu.d	D INX	"d,S,m"	_
fcvt.wu.d	ZFH INX	"d,S"	
fcvt.wu.h	ZFH_INX ZFH_INX		
fcvt.wu.h		"d,S,m" "d,S"	
fcvt.wu.q	· · ·	l *	
fcvt.wu.q	Q_INX	"d,S,m"	
fcvt.wu.s	F_INX	"d,S"	
fcvt.wu.s	F_INX	"d,S,m"	
fdiv.d	D_INX	"D,S,T"	
fdiv.d	D_INX	"D,S,T,m"	_
fdiv.h	ZFH_INX	"D,S,T"	<u> </u>

Instruction	Extension	Parameters	Flags
fdiv.h	ZFH_INX	"D,S,T,m"	_
fdiv.q	Q_INX	"D,S,T"	-
fdiv.q	Q_INX	"D,S,T,m"	_
fdiv.s	F_INX	"D,S,T"	_
fdiv.s	F_INX	"D,S,T,m"	_
fence	I	11 11	alias
fence	I	"P,Q"	_
fence.i	ZIFENCEI	11 11	_
fence.tso	I	11 11	_
feq.d	D_INX	"d,S,T"	_
feq.h	ZFH_INX	"d,S,T"	_
feq.q	Q_INX	"d,S,T"	_
feq.s	F_INX	"d,S,T"	_
fge.d	D_INX	"d,T,S"	_
fge.h	ZFH INX	"d,T,S"	
fge.q	Q_INX	"d,T,S"	-
fge.s	F_INX	"d,T,S"	-
fgt.d	D_INX	"d,T,S"	_
fgt.h	ZFH INX	"d,T,S"	_
fgt.q	Q INX	"d,T,S"	_
fgt.s	FINX	"d,T,S"	_
fld	D	"D,A,s"	macro
fld	D	"D,o(s)"	dref   8-byte
fld	D and C	"CD,Cl(Cs)"	alias   dref   8-byte
fld	D and C	"D,Cn(Cc)"	alias   dref 8-byte
fle.d	D INX	"d,S,T"	_
fle.h	ZFH INX	"d,S,T"	_
fle.q	Q INX	"d,S,T"	_
fle.s	F INX	"d,S,T"	_
flh	ZFHMIN	"D,A,s"	macro
flh	ZFHMIN	"D,o(s)"	dref   2-byte
flq	Q	"D,A,s"	macro
flq	Q	"D,o(s)"	dref   16-byte
flt.d	D INX	"d,S,T"	
flt.h	ZFH INX	"d,S,T"	_
flt.q	Q INX	"d,S,T"	_
flt.s	FINX	"d,S,T"	_
flw	F	"D,A,s"	macro
flw	F	"D,o(s)"	dref   4-byte
flw	F and C	"CD,Ck(Cs)"	alias   dref   4-byte
flw	F and C	"D,Cm(Cc)"	alias   dref 4-byte
fmadd.d	D INX	"D,S,T,R"	_
fmadd.d	D INX	"D,S,T,R,m"	_
fmadd.h	ZFH INX	"D,S,T,R"	_
fmadd.h	ZFH INX	"D,S,T,R,m"	-
fmadd.q	Q INX	"D,S,T,R"	_
fmadd.q	Q INX	"D,S,T,R,m"	_
fmadd.s	F INX	"D,S,T,R"	-
fmadd.s	F INX	"D,S,T,R,m"	

Instruction	Extension	Parameters	Flags
fmax.d	D_INX	"D,S,T"	_
fmax.h	ZFH_INX	"D,S,T"	_
fmax.q	Q_INX	"D,S,T"	_
fmax.s	F_INX	"D,S,T"	_
fmin.d	D_INX	"D,S,T"	_
fmin.h	ZFH_INX	"D,S,T"	_
fmin.q	Q_INX	"D,S,T"	_
fmin.s	F_INX	"D,S,T"	_
fmsub.d	D_INX	"D,S,T,R"	_
fmsub.d	D_INX	"D,S,T,R,m"	_
fmsub.h	ZFH_INX	"D,S,T,R"	_
fmsub.h	ZFH_INX	"D,S,T,R,m"	_
fmsub.q	Q_INX	"D,S,T,R"	_
fmsub.q	Q_INX	"D,S,T,R,m"	_
fmsub.s	F_INX	"D,S,T,R"	_
fmsub.s	F_INX	"D,S,T,R,m"	_
fmul.d	D_INX	"D,S,T"	_
fmul.d	D_INX	"D,S,T,m"	
fmul.h	ZFH_INX	"D,S,T"	_
fmul.h	ZFH_INX	"D,S,T,m"	_
fmul.q	Q_INX	"D,S,T"	_
fmul.q	Q_INX	"D,S,T,m"	_
fmul.s	F_INX	"D,S,T"	
fmul.s	F_INX	"D,S,T,m"	-
fmv.d	D_INX	"D,U"	alias
fmv.d.x	D	"D,s"	_
fmv.h	ZFH_INX	"D,U"	alias
fmv.h.x	ZFHMIN	"D,s"	_
fmv.q	Q_INX	"D,U"	alias
fmv.s	F_INX	"D,U"	alias
fmv.s.x	F	"D,s"	_
fmv.w.x	F	"D,s"	_
fmv.x.d	D	"d,S"	_
fmv.x.h	ZFHMIN	"d,S"	_
fmv.x.s	F	"d,S"	_
fmv.x.w	F	"d,S"	_
fneg.d	D_INX	"D,U"	alias
fneg.h	ZFH_INX	"D,U"	alias
fneg.q	Q_INX	"D,U"	alias
fneg.s	F_INX	"D,U"	alias
fnmadd.d	D_INX	"D,S,T,R"	_
fnmadd.d	D_INX	"D,S,T,R,m"	_
fnmadd.h	ZFH_INX	"D,S,T,R"	_
fnmadd.h	ZFH_INX	"D,S,T,R,m"	_
fnmadd.q	Q_INX	"D,S,T,R"	_
fnmadd.q	Q_INX	"D,S,T,R,m"	_
fnmadd.s	F_INX	"D,S,T,R"	_
fnmadd.s	F_INX	"D,S,T,R,m"	-
fnmsub.d	D INX	"D,S,T,R"	_

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
fnmsub.h         ZFH_INX         "D,S,T,R,m"         —           fnmsub.q         Q_INX         "D,S,T,R"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           frmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           fscsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflagsi         F_INX         "d,Z"
fnmsub.q         Q_INX         "D,S,T,R"         —           fnmsub.q         Q_INX         "D,S,T,R,m"         —           fnmsub.s         F_INX         "D,S,T,R"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           fscsr         F_INX         "d,s"         alias           fscsr         F_INX         "d,s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,Q(s)"         dref   8-byte           fsd         D and C         "CD,CI(Cs)"         alias   dref   8-byte           fsda         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         <
fnmsub.q         Q_INX         "D,S,T,R,m"         —           fnmsub.s         F_INX         "D,S,T,R"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           frsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,Q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fstlags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflagsi         F_INX         "S"         alias           fsflagsi         F_INX         "D,S,T"         —           fsgnj.d         D_INX         "D,S,T"         —
fnmsub.s         F_INX         "D,S,T,R"         —           fnmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           frsr         F_INX         "d"         alias           fscsr         F_INX         "ds"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fstlags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias         dref   8-byte           fstlags         F_INX         "d,s" <t< td=""></t<>
fnmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           frsr         F_INX         "d"         alias           fscsr         F_INX         "d,s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,Q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,""         alias           fsflags         F_INX         "S"         alias           fsflags         F_INX         "C"         alias           f
fnmsub.s         F_INX         "D,S,T,R,m"         —           frcsr         F_INX         "d"         alias           frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           frsr         F_INX         "d"         alias           fscsr         F_INX         "d,s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,Q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,""         alias           fsflags         F_INX         "S"         alias           fsflags         F_INX         "C"         alias           f
frflags         F_INX         "d"         alias           frrm         F_INX         "d"         alias           frsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref  8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref  8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref  8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "d,Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -     <
frrm         F_INX         "d"         alias           frsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflagsi         F_INX         "S"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         —           fsgnj.h         ZFH_INX         "D,S,T"         —           fsgnj.s         F_INX         "D,S,T"         —           fsgnjn.d         D_INX         "D,S,T"         —           fsgnjn.h         ZFH_INX         "D,S,T"         —           fsgnjn.q         Q_INX         "D,S,T"         —
frsr         F_INX         "d"         alias           fscsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "S"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         —           fsgnj.d         D_INX         "D,S,T"         —           fsgnj.s         F_INX         "D,S,T"         —           fsgnjn.d         D_INX         "D,S,T"         —           fsgnjn.h         ZFH_INX         "D,S,T"         —           fsgnjn.q         Q_INX         "D,S,T"         —           fsgnjn.q         Q_INX         "D,S,T"         —
fscsr         F_INX         "d,s"         alias           fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fscsr         F_INX         "s"         alias           fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsd         D         "T,A,s"         macro           fsd         D         "T,q(s)"         dref   8-byte           fsd         D and C         "CD,Cl(Cs)"         alias   dref   8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
fsd         D and C         "CD,Cl(Cs)"         alias   dref  8-byte           fsd         D and C         "CT,CN(Cc)"         alias   dref  8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         —           fsgnj.h         ZFH_INX         "D,S,T"         —           fsgnjn.d         D_INX         "D,S,T"         —           fsgnjn.d         D_INX         "D,S,T"         —           fsgnjn.h         ZFH_INX         "D,S,T"         —           fsgnjn.q         Q_INX         "D,S,T"         —
fsd         D and C         "CT,CN(Cc)"         alias   dref   8-byte           fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsflags         F_INX         "d,s"         alias           fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         —           fsgnj.h         ZFH_INX         "D,S,T"         —           fsgnj.g         F_INX         "D,S,T"         —           fsgnjn.d         D_INX         "D,S,T"         —           fsgnjn.h         ZFH_INX         "D,S,T"         —           fsgnjn.q         Q_INX         "D,S,T"         —
fsflags         F_INX         "s"         alias           fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsflagsi         F_INX         "Z"         alias           fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsflagsi         F_INX         "d,Z"         alias           fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnj.d         D_INX         "D,S,T"         -           fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnj.h         ZFH_INX         "D,S,T"         -           fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnj.q         Q_INX         "D,S,T"         -           fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnj.s         F_INX         "D,S,T"         -           fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnjn.d         D_INX         "D,S,T"         -           fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnjn.h         ZFH_INX         "D,S,T"         -           fsgnjn.q         Q_INX         "D,S,T"         -
fsgnjn.q Q_INX "D,S,T" -
fsgnjn.s F_INX "D,S,T" -
fsgnjx.d D_INX "D,S,T" -
fsgnjx.h ZFH_INX "D,S,T" -
fsgnjx.q Q_INX "D,S,T" -
fsgnjx.s F_INX "D,S,T" -
fsh ZFHMIN "T,A,s" macro
fsq Q "T,A,s" macro
<b>fsq</b> Q "T,q(s)"   dref   16-byte
fsqrt.d D_INX "D,S" -
fsqrt.d D_INX "D,S,m" -
fsqrt.h ZFH_INX "D,S" -
fsqrt.h ZFH_INX "D,S,m" -
fsqrt.q Q_INX "D,S" -
fsqrt.q Q_INX "D,S,m" -
fsqrt.s F_INX "D,S" -
fsqrt.s F_INX "D,S,m" -
fsrm F_INX "d,s" alias
fsrm F_INX "s" alias
fsrmi F_INX "Z" alias
fsrmi F_INX "d,Z" alias

Instruction	Extension	Parameters	Flags
fssr	F_INX	"d,s"	alias
fssr	F_INX	"s"	alias
fsub.d	D_INX	"D,S,T"	_
fsub.d	D INX	"D,S,T,m"	_
fsub.h	ZFH INX	"D,S,T"	_
fsub.h	ZFH INX	"D,S,T,m"	_
fsub.q	Q INX	"D,S,T"	_
fsub.q	Q INX	"D,S,T,m"	_
fsub.s	FINX	"D,S,T"	-
fsub.s	F INX	"D,S,T,m"	-
fsw	F	"T,A,s"	macro
fsw	F	"T,q(s)"	dref   4-byte
fsw	F and C	"CD,Ck(Cs)"	alias   dref 4-byte
fsw	F and C	"CT,CM(Cc)"	alias   dref 4-byte
hfence.gvma	H		alias
hfence.gvma	H	"s"	alias
hfence.gvma	H	"s,t"	
hfence.vvma	H	1111	alias
hfence.vvma	H	"s"	alias
hfence.vvma	H	"s,t"	_
hinval.gvma	SVINVAL	"s,t"	_
hinval.vvma	SVINVAL	"s,t"	
hlv.b	H	"d,0(s)"	dref   I_1-byte
hlv.bu	H	"d,0(s)"	$\frac{\text{dref} \mid \textbf{I} \text{ 1-byte}}{\text{dref} \mid \textbf{I} \text{ 1-byte}}$
hlv.d	H	"d,0(s)"	dref   1_1-byte     dref   8-byte
hlv.h	H	"d,0(s)"	dref   2-byte
hlv.hu	H	"d,0(s)"	dref   2-byte
hlv.w	H	"d,0(s)"	
	<u>н</u> Н		
hlv.wu		"d,0(s)"	dref   4-byte
hlvx.hu	H	"d,0(s)"	dref   2-byte
hlvx.wu	H	"d,0(s)"	dref   4-byte
hret	I		- 1 C   T 1 1 1 4
hsv.b	H	"t,0(s)"	dref   I_1-byte
hsv.d	H	"t,0(s)"	dref   8-byte
hsv.h	H	"t,0(s)"	dref   2-byte
hsv.w	H	"t,0(s)"	dref   4-byte
j	С	"Ca"	alias   branch
j	I	"a"	alias   branch
jal	I	"a"	alias   jsr
jal	I	"d,a"	jsr
jal	С	"Ca"	alias   jsr
jalr	С	"d"	alias   jsr
jalr	I	"d,o(s)"	jsr
jalr	I	"d,s"	alias   jsr
jalr	I	$^{"}d,s,j"$	jsr
jalr	I	"o(s)"	alias   jsr
jalr	I	"s"	alias   jsr
jalr	I	"s,j"	alias   jsr
jr	С	"d"	alias   branch

Instruction	Extension	Parameters	Flags
jr	I	"o(s)"	alias   branch
jr	I	"s"	alias   branch
jr	I	"s,j"	alias   branch
jump	I	"c,s"	macro
la	I	"d,B"	macro
la.tls.gd	I	"d,A"	macro
la.tls.ie	I	"d,A"	macro
1b	I	"d,A"	macro
1b	I	"d,o(s)"	dref   I 1-byte
1bu	I	"d,A"	macro
1bu	I	"d,o(s)"	dref   I 1-byte
1d	C	"Ct,Cl(Cs)"	alias   dref   8-byte
	C		
1d		"d,Cn(Cc)"	alias   dref 8-byte
1d	I	"d,A"	macro
1d	I	"d,o(s)"	dref   8-byte
lh	I	"d,A"	macro
lh	I	"d,o(s)"	dref   2-byte
lhu	I	"d,A"	macro
lhu	I	"d,o(s)"	dref   2-byte
li	С	"d,Co"	alias
li	С	"d,Cv"	alias
li	I	"d,I"	macro
li	I	"d,j"	alias /* addi */
lla	I	"d,B"	macro
lr.d	A	"d,0(s)"	dref   8-byte
lr.d.aq	A	"d,0(s)"	dref   8-byte
lr.d.aqrl	A	"d,0(s)"	dref   8-byte
lr.d.rl	A	"d,0(s)"	dref   8-byte
lr.w	A	"d,0(s)"	dref   4-byte
lr.w.aq	A	"d,0(s)"	dref   4-byte
lr.w.aqrl	A	"d,0(s)"	dref   4-byte
lr.w.rl	A	"d,0(s)"	dref   4-byte
lui	С	"d,Cu"	
lui	I	"d,u"	
lw	С	"Ct,Ck(Cs)"	alias   dref 4-byte
lw	C	"d,Cm(Cc)"	alias   dref   4-byte
lw	I	"d,A"	macro
lw	I	"d,o(s)"	dref   4-byte
lwu	I	"d,A"	macro
lwu	I	"d,o(s)"	dref   4-byte
max	Zbb	"d,s,t"	
maxu	Zbb	"d,s,t"	
min	Zbb	"d,s,t"	
	Zbb	"d,s,t"	
minu	C	"d,CV"	alias
move		"d,s"	
move	I	"d,s"	alias
mret	I		_
mul	ZMMUL	"d,s,t"	
mulh	ZMMUL	"d,s,t"	

Instruction	Extension	Parameters	Flags
mulhsu	ZMMUL	"d,s,t"	_
mulhu	ZMMUL	"d,s,t"	_
mulw	ZMMUL	"d,s,t"	_
mv	C	"d,CV"	alias
mv	I	"d,s"	alias
neg	I	"d,t"	alias /* sub 0 */
negw	I	"d,t"	alias /* sub 0 */
nop	C	""	alias
nop	I	1111	alias
not	I	"d,s"	alias
or	C	"Cs,Ct,Cw"	alias
or	С	"Cs,Cw,Ct"	alias
or	I	"d,s,j"	alias
or	I	"d,s,t"	_
orc.b	Zbb	"d,s"	
ori	I	"d,s,j"	
orn	Zbb   Zbkb	"d,s,t"	
pack	Zbkb	"d,s,t"	
packh	Zbkb	"d,s,t"	
packw	Zbkb	"d,s,t"	
pause	ZIHINTPAUSI		_
prefetch.i	ZICBOP	"Wif(s)"	
prefetch.r	ZICBOP	"Wif(s)"	
prefetch.w	ZICBOP	"Wif(s)"	
rdcycle	I	"d"	alias
rdinstret	I	"d"	alias
rdtime	I	"d"	alias
rem	M	"d,s,t"	_
remu	M	"d,s,t"	
remuw	M	"d,s,t"	
remw	M	"d,s,t"	
ret	C	1111	alias   branch
ret	I	1111	alias   branch
rev8	Zbb   Zbkb	"d,s"	anas branch
rev8	Zbb   Zbkb	"d,s"	
	Zbb Zbkb	"d,s,t"	_
rol	Zbb Zbkb	"d,s,t"	
rolw	Zbb Zbkb	"d,s,>"	alias
ror		"d,s,t"	anas
ror	Zbb   Zbkb		
rori	Zbb Zbkb	"d,s,>"	
roriw	Zbb   Zbkb	"d,s,<"	- alies
rorw	Zbb Zbkb	"d,s,<"	alias
rorw	Zbb   Zbkb	"d,s,t"	
sb	I	"t,A,s"	macro
sb	I	"t,q(s)"	dref   I_1-byte
sbreak	С	1111	alias
sbreak	I		alias
sc.d	A	"d,t,0(s)"	dref   8-byte
sc.d.aq	A	"d,t,0(s)"	dref   8-byte

Instruction	${\bf Extension}$	Parameters	Flags
sc.d.aqrl	A	"d,t,0(s)"	dref   8-byte
sc.d.rl	A	"d,t,0(s)"	dref   8-byte
sc.W	A	"d,t,0(s)"	dref   4-byte
sc.w.aq	A	"d,t,0(s)"	dref   4-byte
sc.w.aqrl	A	"d,t,0(s)"	dref   4-byte
sc.w.rl	A	"d,t,0(s)"	dref   4-byte
scall	I		
sd	С	"CV,CN(Cc)"	alias   dref 8-byte
sd	C	"Ct,Cl(Cs)"	alias   dref 8-byte
sd	I	"t,A,s"	macro
sd	Ī	"t,q(s)"	dref   8-byte
seqz	Ī	"d,s"	alias
sext.b	Ī	"d,s"	macro
sext.b	Zbb	"d,s"	
sext.h	T	"d,s"	macro
sext.h	Zbb	"d,s"	
sext.w	C	"d,CU"	alias
sext.w	I	"d,s"	alias
sfence.inval.ir	SVINVAL	1111	
sfence.vm	I	1111	
sfence.vm	I	"s"	
sfence.vma	I	1111	alias
	I	"s"	alias
sfence.vma		"s,t"	anas
sfence.vma	CVINVAI	"S,t"	
sfence.w.inval	SVINVAL		
sgt	I	"d,t,s"	alias
sgtu	I	"d,t,s" "d,t"	alias
sgtz	I	*	alias
sh	I	"t,A,s"	macro
sh	I	"t,q(s)"	dref   2-byte
sh1add	ZBA	"d,s,t"	
sh1add.uw	ZBA	"d,s,t"	_
sh2add	ZBA	"d,s,t"	_
sh2add.uw	ZBA	"d,s,t"	_
sh3add	ZBA	"d,s,t"	_
sh3add.uw	ZBA	"d,s,t"	_
sha256sig0	ZKNH	"d,s"	_
sha256sig1	ZKNH	"d,s"	_
sha256sum0	ZKNH	"d,s"	_
sha256sum1	ZKNH	"d,s"	_
sha512sig0	ZKNH	"d,s"	
sha512sig0h	ZKNH	"d,s,t"	_
sha512sig0l	ZKNH	"d,s,t"	_
sha512sig1	ZKNH	"d,s"	
sha512sig1h	ZKNH	"d,s,t"	
sha512sig1l	ZKNH	"d,s,t"	
sha512sum0	ZKNH	"d,s"	_
sha512sum0r	ZKNH	"d,s,t"	_
sha512sum1	ZKNH	"d,s"	-

Instruction	Extension	Parameters	Flags
sha512sum1r	ZKNH	"d,s,t"	-
sinval.vma	SVINVAL	"s,t"	_
sll	С	"d,CU,C>"	alias
sll	I	"d,s,>"	alias
sll	I	"d,s,t"	_
slli	С	"d,CU,C>"	alias
slli	I	"d,s,>"	_
slli.uw	ZBA	"d,s,>"	_
slliw	I	"d,s,<"	-
sllw	I	"d,s,<"	alias
sllw	I	"d,s,t"	_
slt	I	"d,s,j"	alias
slt	I	"d,s,t"	_
slti	I	"d,s,j"	_
sltiu	I	"d,s,j"	_
sltu	I	"d,s,j"	alias
sltu	I	"d,s,t"	_
sltz	I	"d,s"	alias
sm3p0	ZKSH	"d,s"	-
sm3p1	ZKSH	"d,s"	-
sm4ed	ZKSED	$^{"}d,s,t,y"$	_
sm4ks	ZKSED	$^{\prime\prime}d,s,t,y$	_
snez	I	"d,t"	alias
sra	C	"Cs,Cw,C>"	alias
sra	I	"d,s,>"	alias
sra	I	"d,s,t"	_
srai	С	"Cs,Cw,C>"	alias
srai	I	"d,s,>"	_
sraiw	I	"d,s,<"	
sraw	I	"d,s,<"	alias
sraw	I	"d,s,t"	
sret	I	""	
srl	С	"Cs,Cw,C>"	alias
srl	I	"d,s,>"	alias
srl	I	"d,s,t"	
srli	С	"Cs,Cw,C>"	alias
srli	I	"d,s,>"	_
srliw	I	"d,s,<"	_
srlw	I	"d,s,<"	alias
srlw	I	"d,s,t"	
sub	С	"Cs,Cw,Ct"	alias
sub	I	"d,s,t"	
subw	C	"Cs,Cw,Ct"	alias
subw	I	"d,s,t"	_
SW	С	"CV,CM(Cc)"	alias   dref 4-byte
SW	С	"Ct,Ck(Cs)"	alias   dref 4-byte
SW	I	"t,A,s"	macro
SW	I	"t,q(s)"	dref   4-byte
tail	I	"c"	macro

Instruction	Extension	Parameters	Flags
th.addsl	th-ba	"d,s,t,Xu2@25"	
th.dcache.call	th-cmo	""	
th.dcache.ciall	th-cmo	1111	
th.dcache.cipa	th-cmo	"s"	
th.dcache.cisw	th-cmo	"s"	
th.dcache.civa	th-cmo	"s"	
th.dcache.cpa	th-cmo	"s"	_
th.dcache.cpal1	th-cmo	"s"	_
th.dcache.csw	th-cmo	"s"	_
th.dcache.cva	th-cmo	"s"	_
th.dcache.cval1	th-cmo	"s"	_
th.dcache.iall	th-cmo	1111	_
th.dcache.ipa	th-cmo	"s"	_
th.dcache.isw	th-cmo	"s"	_
th.dcache.iva	th-cmo	"s"	_
th.ext	th-bb	"d,s,Xu6@26,Xu6@20"	_
th.extu	th-bb	"d,s,Xu6@26,Xu6@20"	_
th.ff0	th-bb	"d,s"	_
th.ff1	th-bb	"d,s"	_
th.flrd	th-fmmemidx	"D,s,t,Xu2@25"	_
th.flrw	th-fmmemidx	"D,s,t,Xu2@25"	_
th.flurd	th-fmmemidx	"D,s,t,Xu2@25"	_
th.flurw	th-fmmemidx	"D,s,t,Xu2@25"	_
th.fmv.hw.x	$_{ m thFMV}$	"d,S"	_
th.fmv.x.hw	${ m thFMV}$	"d,S"	_
th.fsrd	th-fmmemidx	"D,s,t,Xu2@25"	_
th.fsrw	th-fmmemidx	"D,s,t,Xu2@25"	_
th.fsurd	th-fmmemidx	"D,s,t,Xu2@25"	_
th.fsurw	th-fmmemidx	"D,s,t,Xu2@25"	_
th.icache.iall	th-cmo	1111	_
th.icache.ialls	th-cmo	1111	_
th.icache.ipa	th-cmo	"s"	_
th.icache.iva	th-cmo	"s"	_
th.ipop	th-int	1111	_
th.ipush	th-int	1111	_
th.12cache.call	th-cmo	!!!!	_
th.12cache.cial	l th-cmo	1111	_
th.12cache.iall	th-cmo	1111	_
th.lbia	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lbib	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lbuia	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lbuib	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.ldd	th-mempair	"d,t,(s),Xu2@25,Xl4"	_
th.ldia	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.ldib	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lhia	th-memidx	"d,(s),Xs5@20,Xu2@25"	
th.lhib	th-memidx	"d,(s),Xs5@20,Xu2@25"	-
th.lhuia	th-memidx	"d,(s),Xs5@20,Xu2@25"	-
th.lhuib	th-memidx	"d,(s),Xs5@20,Xu2@25"	-
		1 1(-), = = = = = = = = = = = = = = = = =	

Instruction	Extension	Parameters	Flags
th.lrb	th-memidx	"d,s,t,Xu2@25"	_
th.lrbu	th-memidx	"d,s,t,Xu2@25"	_
th.lrd	th-memidx	"d,s,t,Xu2@25"	_
th.lrh	th-memidx	"d,s,t,Xu2@25"	_
th.lrhu	th-memidx	"d,s,t,Xu2@25"	_
th.lrw	th-memidx	"d,s,t,Xu2@25"	_
th.lrwu	th-memidx	"d,s,t,Xu2@25"	_
th.lurb	th-memidx	"d,s,t,Xu2@25"	_
th.lurbu	th-memidx	"d,s,t,Xu2@25"	_
th.lurd	th-memidx	"d,s,t,Xu2@25"	_
th.lurh	th-memidx	"d,s,t,Xu2@25"	_
th.lurhu	th-memidx	"d,s,t,Xu2@25"	_
th.lurw	th-memidx	"d,s,t,Xu2@25"	_
th.lurwu	th-memidx	"d,s,t,Xu2@25"	_
th.lwd	th-mempair	"d,t,(s),Xu2@25,Xl3"	_
th.lwia	th-memidx	"d,(s),Xs5@20,Xu2@25"	-
th.lwib	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lwud	th-mempair	"d,t,(s),Xu2@25,Xl3"	_
th.lwuia	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.lwuib	th-memidx	"d,(s),Xs5@20,Xu2@25"	_
th.mula	th-mac	"d,s,t"	-
th.mulah	th-mac	"d,s,t"	_
th.mulaw	th-mac	"d,s,t"	_
th.muls	th-mac	"d,s,t"	_
th.mulsh	th-mac	"d,s,t"	_
th.mulsw	th-mac	"d,s,t"	_
th.mveqz	th-condmov	"d,s,t"	_
th.mvnez	th-condmov	"d,s,t"	_
th.rev	th-bb	"d,s"	_
th.revw	th-bb	"d,s"	_
th.sbia	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.sbib	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.sdd	th-mempair	"d,t,(s), Xu2@25,Xl4"	_
th.sdia	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.sdib	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.sfence.vmas	th-sync	"s,t"	_
th.shia	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.shib	th-memidx	"d,(s), Xs5@20,Xu2@25"	_
th.srb	th-memidx	"d,s,t, Xu2@25"	_
th.srd	th-memidx	"d,s,t, Xu2@25"	_
th.srh	th-memidx	"d,s,t, Xu2@25"	_
th.srri	th-bb	"d,s, Xu6@20"	_
th.srriw	th-bb	"d,s, Xu5@20"	_
th.srw	th-memidx	"d,s,t, Xu2@25"	_
th.surb	th-memidx	"d,s,t, Xu2@25"	_
th.surd	th-memidx	"d,s,t, Xu2@25"	_
th.surh	th-memidx	"d,s,t, Xu2@25"	_
th.surw	th-memidx	"d,s,t, Xu2@25"	_
th.swd	th-mempair	"d,t,(s), Xu2@25,Xl3"	_

Instruction	Extension	Parameters	Flags
th.swia	th-memidx	"d,(s), Xs5@20,Xu2@25"	
th.swib	th-memidx	"d,(s), Xs5@20,Xu2@25"	
th.sync	th-sync		
th.sync.i	th-sync	1111	
th.sync.is	th-sync	1111	
th.sync.s	th-sync	1111	
th.tst	thBS	"d,s,Xu6@20"	
th.tstnbz	th-bb	"d,s"	
unimp	C	1111	alias
unimp	Ţ	1111	x0
unzip	Zbkb	"d,s"	_
uret	I	1111	
vaadd.vv	V	"Vd,Vt,VsVm"	
vaadd.vx	V	"Vd,Vt,sVm"	
vaaddu.vv	V	"Vd,Vt,VsVm"	
vaaddu.vx	V	"Vd,Vt,sVm"	
vadc.vim	V	"Vd,Vt,Vi,V0"	_
vadc.vim	V	"Vd,Vt,Vs,V0"	
vadc.vvm	V	"Vd,Vt,s,V0"	_
vadd.vi	V	"Vd,Vt,ViVm"	_
vadd.vi vadd.vv	V	"Vd,Vt,VsVm"	_
	V	The state of the s	_
vadd.vx		"Vd,Vt,sVm"	_
vand.vi	V	"Vd,Vt,ViVm"	_
vand.vv	V	"Vd,Vt,VsVm"	_
vand.vx	V	"Vd,Vt,sVm"	_
vasub.vv	V	"Vd,Vt,VsVm"	_
vasub.vx	V	"Vd,Vt,sVm"	_
vasubu.vv	V	"Vd,Vt,VsVm"	_
vasubu.vx	V	"Vd,Vt,sVm"	_
vcompress.vm	V	"Vd,Vt,Vs"	_
vcpop.m	V	"d,VtVm"	_
vdiv.vv	V	"Vd,Vt,VsVm"	_
vdiv.vx	V	"Vd,Vt,sVm"	_
vdivu.vv	V	"Vd,Vt,VsVm"	_
vdivu.vx	V	"Vd,Vt,sVm"	_
vfabs.v	ZVEF	"Vd,VuVm"	alias
vfadd.vf	ZVEF	"Vd,Vt,SVm"	_
vfadd.vv	ZVEF	"Vd,Vt,VsVm"	_
vfclass.v	ZVEF	"Vd,VtVm"	_
vfcvt.f.x.v	ZVEF	"Vd,VtVm"	
vfcvt.f.xu.v	ZVEF	"Vd,VtVm"	
vfcvt.rtz.x.f.v	ZVEF	"Vd,VtVm"	
vfcvt.rtz.xu.f.	$ m z \overline{VEF}$	"Vd,VtVm"	
vfcvt.x.f.v	ZVEF	"Vd,VtVm"	_
vfcvt.xu.f.v	ZVEF	"Vd,VtVm"	_
vfdiv.vf	ZVEF	"Vd,Vt,SVm"	_
vfdiv.vv	ZVEF	"Vd,Vt,VsVm"	-
vfirst.m	V	"d,VtVm"	-
vfmacc.vf	ZVEF	"Vd,S,VtVm"	_
			1

Instruction	Extension	Parameters	Flags
vfmacc.vv	ZVEF	"Vd,Vs,VtVm"	_
vfmadd.vf	ZVEF	"Vd,S,VtVm"	_
vfmadd.vv	ZVEF	"Vd,Vs,VtVm"	_
vfmax.vf	ZVEF	"Vd,Vt,SVm"	_
vfmax.vv	ZVEF	"Vd,Vt,VsVm"	_
vfmerge.vfm	ZVEF	"Vd,Vt,S,V0"	_
vfmin.vf	ZVEF	"Vd,Vt,SVm"	_
vfmin.vv	ZVEF	"Vd,Vt,VsVm"	_
vfmsac.vf	ZVEF	"Vd,S,VtVm"	_
vfmsac.vv	ZVEF	"Vd,Vs,VtVm"	_
vfmsub.vf	ZVEF	"Vd,S,VtVm"	_
vfmsub.vv	ZVEF	"Vd,Vs,VtVm"	_
vfmul.vf	ZVEF	"Vd,Vt,SVm"	_
vfmul.vv	ZVEF	"Vd,Vt,VsVm"	_
vfmv.f.s	ZVEF	"D,Vt"	_
vfmv.s.f	ZVEF	"Vd,S"	_
vfmv.v.f	ZVEF	"Vd,S"	
vfncvt.f.f.w	ZVEF	"Vd,VtVm"	_
vfncvt.f.x.w	ZVEF	"Vd,VtVm"	_
vfncvt.f.xu.w	ZVEF	"Vd,VtVm"	
vfncvt.rod.f.f.		"Vd,VtVm"	
vfncvt.rtz.x.f.		"Vd,VtVm"	
vfncvt.rtz.xu.f		"Vd,VtVm"	
vfncvt.x.f.w	ZVEF	"Vd,VtVm"	
vfncvt.xu.f.w	ZVEF	"Vd,VtVm"	
vfneg.v	ZVEF	"Vd,VuVm"	alias
vfnmacc.vf	ZVEF	"Vd,S,VtVm"	
vfnmacc.vv	ZVEF	"Vd,Vs,VtVm"	
vfnmadd.vf	ZVEF	"Vd,S,VtVm"	
vfnmadd.vv	ZVEF	"Vd,Vs,VtVm"	_
vfnmsac.vf	ZVEF	"Vd,S,VtVm"	_
vfnmsac.vv	ZVEF	"Vd,Vs,VtVm"	
vfnmsub.vf	ZVEF	"Vd,S,VtVm"	_
vfnmsub.vv	ZVEF	"Vd,Vs,VtVm"	
vfrdiv.vf	ZVEF	"Vd,Vt,SVm"	
vfrec7.v	ZVEF	"Vd,VtVm"	
vfrece7.v	ZVEF	"Vd,VtVm"	
vfredmax.vs	ZVEF	"Vd,Vt,VsVm"	_
vfredmin.vs	ZVEF	"Vd,Vt,VsVm"	
vfredosum.vs	ZVEF	"Vd,Vt,VsVm"	_
vfredsum.vs	ZVEF	"Vd,Vt,VsVm"	alias
vfredusum.vs	ZVEF	"Vd,Vt,VsVm"	
	ZVEF	"Vd,VtVm"	
vfrsqrt7.v vfrsqrte7.v	ZVEF	"Vd,VtVm"	
vfrsqrter.v vfrsub.vf	ZVEF	"Vd,Vt,SVm"	
	ZVEF	"Vd,Vt,SVm"	
vfsgnj.vf			
vfsgnj.vv	ZVEF	"Vd,Vt,VsVm"	
vfsgnjn.vf	ZVEF	"Vd,Vt,SVm"	
vfsgnjn.vv	ZVEF	"Vd,Vt,VsVm"	–

Instruction	Extension	Parameters	Flags
vfsgnjx.vf	ZVEF	"Vd,Vt,SVm"	-
vfsgnjx.vv	ZVEF	"Vd,Vt,VsVm"	-
vfslide1down.vf	ZVEF	"Vd,Vt,SVm"	_
vfslide1up.vf	ZVEF	"Vd,Vt,SVm"	_
vfsqrt.v	ZVEF	"Vd,VtVm"	_
vfsub.vf	ZVEF	"Vd,Vt,SVm"	_
vfsub.vv	ZVEF	"Vd,Vt,VsVm"	_
vfwadd.vf	ZVEF	"Vd,Vt,SVm"	_
vfwadd.vv	ZVEF	"Vd,Vt,VsVm"	_
vfwadd.wf	ZVEF	"Vd,Vt,SVm"	_
vfwadd.wv	ZVEF	"Vd,Vt,VsVm"	_
vfwcvt.f.f.v	ZVEF	"Vd,VtVm"	_
vfwcvt.f.x.v	ZVEF	"Vd,VtVm"	_
vfwcvt.f.xu.v	ZVEF	"Vd,VtVm"	_
vfwcvt.rtz.x.f.	v ZVEF	"Vd,VtVm"	_
vfwcvt.rtz.xu.f		"Vd,VtVm"	_
vfwcvt.x.f.v	ZVEF	"Vd,VtVm"	_
vfwcvt.xu.f.v	ZVEF	"Vd,VtVm"	_
vfwmacc.vf	ZVEF	"Vd,S,VtVm"	_
vfwmacc.vv	ZVEF	"Vd,Vs,VtVm"	_
vfwmsac.vf	ZVEF	"Vd,S,VtVm"	_
vfwmsac.vv	ZVEF	"Vd,Vs,VtVm"	_
vfwmul.vf	ZVEF	"Vd,Vt,SVm"	_
vfwmul.vv	ZVEF	"Vd,Vt,VsVm"	_
vfwnmacc.vf	ZVEF	"Vd,S,VtVm"	_
vfwnmacc.vv	ZVEF	"Vd, Vs, VtVm"	_
vfwnmsac.vf	ZVEF	"Vd,S,VtVm"	_
vfwnmsac.vv	ZVEF	"Vd, Vs, VtVm"	_
vfwredosum.vs	ZVEF	"Vd,Vt,VsVm"	_
vfwredsum.vs	ZVEF	"Vd,Vt,VsVm"	alias
vfwredusum.vs	ZVEF	"Vd,Vt,VsVm"	_
vfwsub.vf	ZVEF	"Vd,Vt,SVm"	_
vfwsub.vv	ZVEF	"Vd,Vt,VsVm"	_
vfwsub.wf	ZVEF	"Vd,Vt,SVm"	_
vfwsub.wv	ZVEF	"Vd,Vt,VsVm"	_
vid.v	V	"VdVm"	_
viota.m	V	"Vd,VtVm"	_
vl1r.v	V	"Vd,0(s)"	dref   alias
vl1re16.v	V	"Vd,0(s)"	dref
vl1re32.v	V	"Vd,0(s)"	dref
vl1re64.v	V	"Vd,0(s)"	dref   eew64
vl1re8.v	V	"Vd,0(s)"	dref
vl2r.v	V	"Vd,0(s)"	dref   alias
vl2re16.v	V	"Vd,0(s)"	dref
vl2re32.v	V	"Vd,0(s)"	dref
vl2re64.v	V	"Vd,0(s)"	dref   eew64
vl2re8.v	V	"Vd,0(s)"	dref
vl4r.v	V	"Vd,0(s)"	dref   alias
vl4re16.v	V	"Vd,0(s)"	dref

Instruction	Extension	Parameters	Flags
vl4re32.v	V	"Vd,0(s)"	dref
vl4re64.v	V	"Vd,0(s)"	dref   eew64
vl4re8.v	V	"Vd,0(s)"	dref
vl8r.v	V	"Vd,0(s)"	dref   alias
vl8re16.v	V	"Vd,0(s)"	dref
vl8re32.v	V	"Vd,0(s)"	dref
vl8re64.v	V	"Vd,0(s)"	dref   eew64
vl8re8.v	V	"Vd,0(s)"	dref
vle1.v	V	"Vd,0(s)"	dref   alias
vle16.v	V	"Vd,0(s) Vm"	dref
vle16ff.v	V	"Vd,0(s) Vm"	dref
vle32.v	V	"Vd,0(s)Vm"	dref
vle32ff.v	V	"Vd,0(s)Vm"	dref
vle64.v	V	"Vd,0(s)Vm"	dref   eew64
vle64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vle8.v	V	"Vd,0(s) Vm"	dref
vle8ff.v	V	"Vd,0(s) Vm"	dref
vlm.v	V	"Vd,0(s)"	dref
vloxei16.v	V	"Vd,0(s),VtVm"	dref
vloxei32.v	V	"Vd,0(s),VtVm"	dref
vloxei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxei8.v	V	"Vd,0(s),VtVm"	dref
vloxseg2ei16.v	V	"Vd,0(s),VtVm"	dref
vloxseg2ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg2ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxseg2ei8.v	V	"Vd,0(s),VtVm"	dref
vloxseg2ei0.v	V	"Vd,0(s),VtVm"	dref
vloxseg3ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg3ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vloxseg3ei8.v	V	"Vd,0(s),VtVm"	dref
	V	"Vd,0(s),VtVm"	dref
vloxseg4ei16.v	V		dref
vloxseg4ei32.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxseg4ei64.v	V	"Vd,0(s),VtVm"	
vloxseg4ei8.v		"Vd,0(s),VtVm"	dref
vloxseg5ei16.v	V	"Vd,0(s),VtVm"	dref
vloxseg5ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg5ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxseg5ei8.v	V	"Vd,0(s),VtVm"	dref
vloxseg6ei16.v	V	"Vd,0(s),VtVm"	dref
vloxseg6ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg6ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxseg6ei8.v	V	"Vd,0(s),VtVm"	dref
vloxseg7ei16.v	V	"Vd,0(s),VtVm"	dref
vloxseg7ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg7ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vloxseg7ei8.v	V	"Vd,0(s),VtVm"	dref
vloxseg8ei16.v	V	"Vd,0(s),VtVm"	dref
vloxseg8ei32.v	V	"Vd,0(s),VtVm"	dref
vloxseg8ei64.v	l V	"Vd,0(s),VtVm"	dref   eew 64

Instruction	Extension	Parameters	Flags
vloxseg8ei8.v	V	"Vd,0(s),VtVm"	dref
vlse16.v	V	"Vd,0(s),tVm"	dref
vlse32.v	V	"Vd,0(s),tVm"	dref
vlse64.v	V	"Vd,0(s),tVm"	dref   eew64
vlse8.v	V	"Vd,0(s),tVm"	dref
vlseg2e16.v	V	"Vd,0(s)Vm"	dref
vlseg2e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg2e32.v	V	"Vd,0(s)Vm"	dref
vlseg2e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg2e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg2e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg2e8.v	V	"Vd,0(s)Vm"	dref
vlseg2e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg3e16.v	V	"Vd,0(s)Vm"	dref
vlseg3e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg3e32.v	V	"Vd,0(s)Vm"	dref
vlseg3e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg3e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg3e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg3e8.v	V	"Vd,0(s)Vm"	dref
vlseg3e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg4e16.v	V	"Vd,0(s)Vm"	dref
vlseg4e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg4e32.v	V	"Vd,0(s)Vm"	dref
vlseg4e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg4e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg4e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg4e8.v	V	"Vd,0(s)Vm"	dref
vlseg4e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg5e16.v	V	"Vd,0(s)Vm"	dref
vlseg5e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg5e32.v	V	"Vd,0(s)Vm"	dref
vlseg5e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg5e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg5e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg5e8.v	V	"Vd,0(s)Vm"	dref
vlseg5e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg6e16.v	V	"Vd,0(s)Vm"	dref
vlseg6e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg6e32.v	V	"Vd,0(s)Vm"	dref
vlseg6e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg6e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg6e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg6e8.v	V	"Vd,0(s)Vm"	dref
vlseg6e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg7e16.v	V	"Vd,0(s)Vm"	dref
vlseg7e16ff.v	V	"Vd,0(s)Vm"	dref
vlseg7e32.v	V	"Vd,0(s)Vm"	dref
vlseg7e32ff.v	V	"Vd,0(s)Vm"	dref
	1	1 / / /	

Instruction	Extension	Parameters	Flags
vlseg7e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg7e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg7e8.v	V	"Vd,0(s)Vm"	dref
vlseg7e8ff.v	V	"Vd,0(s)Vm"	dref
vlseg8e16.v	V	"Vd,0(s) Vm"	dref
vlseg8e16ff.v	V	"Vd,0(s) Vm"	dref
vlseg8e32.v	V	"Vd,0(s) Vm"	dref
vlseg8e32ff.v	V	"Vd,0(s)Vm"	dref
vlseg8e64.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg8e64ff.v	V	"Vd,0(s)Vm"	dref   eew64
vlseg8e8.v	V	"Vd,0(s) Vm"	dref
vlseg8e8ff.v	V	"Vd,0(s) Vm"	dref
vlsseg2e16.v	V	"Vd,0(s),tVm"	dref
vlsseg2e32.v	V	"Vd,0(s),tVm"	dref
vlsseg2e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg2e8.v	V	"Vd,0(s),tVm"	dref
vlsseg3e16.v	V	"Vd,0(s),tVm"	dref
vlsseg3e32.v	V	"Vd,0(s),tVm"	dref
vlsseg3e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg3e8.v	V	"Vd,0(s),tVm"	dref
vlsseg4e16.v	V	"Vd,0(s),tVm"	dref
vlsseg4e32.v	V	"Vd,0(s),tVm"	dref
vlsseg4e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg4e8.v	V	"Vd,0(s),tVm"	dref
vlsseg5e16.v	V	"Vd,0(s),tVm"	dref
vlsseg5e32.v	V	"Vd,0(s),tVm"	dref
vlsseg5e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg5e8.v	V	"Vd,0(s),tVm"	dref
vlsseg6e16.v	V	"Vd,0(s),tVm"	dref
vlsseg6e32.v	V	"Vd,0(s),tVm"	dref
vlsseg6e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg6e8.v	V	"Vd,0(s),tVm"	dref
vlsseg7e16.v	V	"Vd,0(s),tVm"	dref
vlsseg7e32.v	V	"Vd,0(s),tVm"	dref
vlsseg7e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg7e8.v	V	"Vd,0(s),tVm"	dref
vlsseg8e16.v	V	"Vd,0(s),tVm"	dref
vlsseg8e32.v	V	"Vd,0(s),tVm"	dref
vlsseg8e64.v	V	"Vd,0(s),tVm"	dref   eew64
vlsseg8e8.v	V	"Vd,0(s),tVm"	dref
vluxei16.v	V	"Vd,0(s),VtVm"	dref
vluxei32.v	V	"Vd,0(s),VtVm"	dref
vluxei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg2ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg2ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg2ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg2ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg3ei16.v	V	"Vd,0(s),VtVm"	dref

Instruction	Extension	Parameters	Flags
vluxseg3ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg3ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg3ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg4ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg4ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg4ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg4ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg5ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg5ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg5ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg5ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg6ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg6ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg6ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg6ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg7ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg7ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg7ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg7ei8.v	V	"Vd,0(s),VtVm"	dref
vluxseg8ei16.v	V	"Vd,0(s),VtVm"	dref
vluxseg8ei32.v	V	"Vd,0(s),VtVm"	dref
vluxseg8ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vluxseg8ei8.v	V	"Vd,0(s),VtVm"	dref
vmacc.vv	V	"Vd,Vs,VtVm"	
vmacc.vx	V	"Vd,s,VtVm"	_
vmadc.vi	V	"Vd,Vt,Vi"	_
vmadc.vim	V	"Vd,Vt,Vi,V0"	
vmadc.vv	V	"Vd,Vt,Vs"	
vmadc.vvm	V	"Vd,Vt,Vs,V0"	
vmadc.vx	V	"Vd,Vt,s"	
vmadc.vxm	V	"Vd,Vt,s,V0"	
vmadd.vv	V	"Vd,Vs,VtVm"	
vmadd.vx	V	"Vd,s,VtVm"	
vmand.mm	V	"Vd,Vt,Vs"	
vmandn.mm	V	"Vd,Vt,Vs"	
vmandnot.mm	V	"Vd,Vt,Vs"	alias
vmax.vv	V	"Vd,Vt,VsVm"	
vmax.vx	V	"Vd,Vt,sVm"	
vmaxu.vv	V	"Vd,Vt,VsVm"	
vmaxu.vx	V	"Vd,Vt,sVm"	
vmclr.m	V	"Vv"	alias
vmcpy.m	V	"Vd,Vu"	alias
vmerge.vim	V	"Vd,Vt,Vi,V0"	
vmerge.vvm	V	"Vd,Vt,Vs,V0"	
vmerge.vxm	V	"Vd,Vt,s,V0"	
vmfeq.vf	ZVEF	"Vd,Vt,SVm"	
vmfeq.vv	ZVEF	"Vd,Vt,VsVm"	
vmfge.vf	ZVEF	"Vd,Vt,SVm"	
vmfge.vv	ZVEF	"Vd, Vs, VtVm"	alias
<u>лшт Ке · л л</u>	7 / 171.	vu, vs, v v v III	anas

Instruction	Extension	Parameters	Flags
vmfgt.vf	ZVEF	"Vd,Vt,SVm"	_
vmfgt.vv	ZVEF	"Vd,Vs,VtVm"	alias
vmfle.vf	ZVEF	"Vd,Vt,SVm"	-
vmfle.vv	ZVEF	"Vd,Vt,VsVm"	-
vmflt.vf	ZVEF	"Vd,Vt,SVm"	_
vmflt.vv	ZVEF	"Vd,Vt,VsVm"	_
vmfne.vf	ZVEF	"Vd,Vt,SVm"	_
vmfne.vv	ZVEF	"Vd,Vt,VsVm"	_
vmin.vv	V	"Vd,Vt,VsVm"	_
vmin.vx	V	"Vd,Vt,sVm"	_
vminu.vv	V	"Vd,Vt,VsVm"	_
vminu.vx	V	"Vd,Vt,sVm"	_
vmmv.m	V	"Vd,Vu"	alias
vmnand.mm	V	"Vd,Vt,Vs"	_
vmnor.mm	V	"Vd,Vt,Vs"	_
vmnot.m	V	"Vd,Vu"	alias
vmor.mm	V	"Vd,Vt,Vs"	_
vmorn.mm	V	"Vd,Vt,Vs"	_
vmornot.mm	V	"Vd,Vt,Vs"	alias
vmsbc.vv	V	"Vd,Vt,Vs"	_
vmsbc.vvm	V	"Vd,Vt,Vs,V0"	_
vmsbc.vx	V	"Vd,Vt,s"	_
vmsbc.vxm	V	"Vd,Vt,s,V0"	_
vmsbf.m	V	"Vd,VtVm"	_
vmseq.vi	V	"Vd,Vt,ViVm"	_
vmseq.vv	V	"Vd,Vt,VsVm"	_
vmseq.vx	V	"Vd,Vt,sVm"	_
vmset.m	V	"Vv"	alias
vmsge.vi	V	"Vd,Vt,VkVm"	alias
vmsge.vv	V	"Vd,Vs,VtVm"	alias
vmsge.vx	V	"Vd,Vt,s,VM,VT"	macro
vmsge.vx	V	"Vd,Vt,sVm"	macro
vmsgeu.vi	V	"Vd,Vt,VkVm"	alias
vmsgeu.vi	V	"Vd,Vu,0Vm"	alias
vmsgeu.vv	V	"Vd,Vs,VtVm"	alias
vmsgeu.vx	V	"Vd,Vt,s,VM,VT"	macro
vmsgeu.vx	V	"Vd,Vt,sVm"	macro
vmsgt.vi	V	"Vd,Vt,ViVm"	
vmsgt.vv	V	"Vd,Vs,VtVm"	alias
vmsgt.vx	V	"Vd,Vt,sVm"	_
vmsgtu.vi	V	"Vd,Vt,ViVm"	_
vmsgtu.vv	V	"Vd,Vs,VtVm"	alias
vmsgtu.vx	V	"Vd,Vt,sVm"	
vmsif.m	V	"Vd,VtVm"	
vmsle.vi	V	"Vd,Vt,ViVm"	_
vmsle.vv	V	"Vd,Vt,VsVm"	_
vmsle.vx	V	"Vd,Vt,sVm"	_
vmsleu.vi	V	"Vd,Vt,ViVm"	_
vmsleu.vv	V	"Vd,Vt,VsVm"	

Instruction	Extension	Parameters	Flags
vmsleu.vx	V	"Vd,Vt,sVm"	_
vmslt.vi	V	"Vd,Vt,VkVm"	alias
vmslt.vv	V	"Vd,Vt,VsVm"	_
vmslt.vx	V	"Vd,Vt,sVm"	_
vmsltu.vi	V	"Vd,Vt,VkVm"	alias
vmsltu.vi	V	"Vd,Vu,0Vm"	alias
vmsltu.vv	V	"Vd,Vt,VsVm"	_
vmsltu.vx	V	"Vd,Vt,sVm"	_
vmsne.vi	V	"Vd,Vt,ViVm"	_
vmsne.vv	V	"Vd,Vt,VsVm"	_
vmsne.vx	V	"Vd,Vt,sVm"	
vmsof.m	V	"Vd,VtVm"	_
vmul.vv	V	"Vd,Vt,VsVm"	_
vmul.vx	V	"Vd,Vt,sVm"	_
vmulh.vv	V	"Vd,Vt,VsVm"	_
vmulh.vx	V	"Vd,Vt,sVm"	_
vmulhsu.vv	V	"Vd,Vt,VsVm"	_
vmulhsu.vx	V	"Vd,Vt,sVm"	_
vmulhu.vv	V	"Vd,Vt,VsVm"	
vmulhu.vx	V	"Vd,Vt,sVm"	
vmv.s.x	V	"Vd,s"	
vmv.v.i	V	"Vd,Vi"	
VMV.V.V	V	"Vd,Vs"	
VMV.V.X	V	"Vd,s"	
vmv.v.x	V	"d,Vt"	
vmv1r.v	V	"Vd,Vt"	
vmv1r.v	V	"Vd,Vt"	
vmv4r.v	V	"Vd,Vt"	
vmv8r.v	V	"Vd,Vt"	
	V	"Vd,Vt,Vs"	
vmxnor.mm	V	"Vd,Vt,Vs"	
vmxor.mm	V	"Vd,Vt,VjVm"	
vnclip.wi			
vnclip.wv	V	"Vd,Vt,VsVm"	
vnclip.wx	V	"Vd,Vt,sVm"	
vnclipu.wi	V	"Vd,Vt,VjVm"	
vnclipu.wv	V	"Vd,Vt,VsVm"	
vnclipu.wx	V	"Vd,Vt,sVm"	
vncvt.x.x.w	V	"Vd,VtVm"	alias
vneg.v	V	"Vd,VtVm"	alias
vnmsac.vv	V	"Vd,Vs,VtVm"	_
vnmsac.vx	V	"Vd,s,VtVm"	_
vnmsub.vv	V	"Vd,Vs,VtVm"	-
vnmsub.vx	V	"Vd,s,VtVm"	-
vnot.v	V	"Vd,VtVm"	alias
vnsra.wi	V	"Vd,Vt,VjVm"	_
vnsra.wv	V	"Vd,Vt,VsVm"	_
vnsra.wx	V	"Vd,Vt,sVm"	_
vnsrl.wi	V	"Vd,Vt,VjVm"	_
vnsrl.wv	V	"Vd,Vt,VsVm"	

Instruction	Extension	Parameters	Flags
vnsrl.wx	V	"Vd,Vt,sVm"	_
vor.vi	V	"Vd,Vt,ViVm"	_
vor.vv	V	"Vd,Vt,VsVm"	_
vor.vx	V	"Vd,Vt,sVm"	_
vpopc.m	V	"d,VtVm"	alias
vredand.vs	V	"Vd,Vt,VsVm"	_
vredmax.vs	V	"Vd,Vt,VsVm"	_
vredmaxu.vs	V	"Vd,Vt,VsVm"	_
vredmin.vs	V	"Vd,Vt,VsVm"	_
vredminu.vs	V	"Vd,Vt,VsVm"	_
vredor.vs	V	"Vd,Vt,VsVm"	_
vredsum.vs	V	"Vd,Vt,VsVm"	_
vredxor.vs	V	"Vd,Vt,VsVm"	_
vrem.vv	V	"Vd,Vt,VsVm"	
vrem.vx	V	"Vd,Vt,sVm"	
vremu.vv	V	"Vd,Vt,VsVm"	
vremu.vx	V	"Vd,Vt,sVm"	
vrgather.vi	V	"Vd,Vt,VjVm"	
vrgather.vv	V	"Vd,Vt,VsVm"	
vrgather.vx	V	"Vd,Vt,sVm"	
vrgatherei16.vv	V	"Vd,Vt,VsVm"	_
vrsub.vi	V	"Vd,Vt,ViVm"	
vrsub.vx	V	"Vd,Vt,sVm"	_
vs1r.v	V	"Vd,0(s)"	dref
vs1r.v vs2r.v	V	"Vd,0(s)"	dref
	V	"Vd,0(s)"	dref
vs4r.v vs8r.v	V	7 ( 7	
	V	"Vd,0(s)"	dref
vsadd.vi		"Vd,Vt,ViVm"	
vsadd.vv	V	"Vd,Vt,VsVm"	
vsadd.vx	V	"Vd,Vt,sVm"	_
vsaddu.vi	V	"Vd,Vt,ViVm"	
vsaddu.vv	V	"Vd,Vt,VsVm"	
vsaddu.vx	V	"Vd,Vt,sVm"	_
vsbc.vvm	V	"Vd,Vt,Vs,V0"	_
vsbc.vxm	V	"Vd,Vt,s,V0"	
vse1.v	V	"Vd,0(s)"	dref   alias
vse16.v	V	"Vd,0(s) Vm"	dref
vse32.v	V	"Vd,0(s) Vm"	dref
vse64.v	V	"Vd,0(s) Vm"	dref   eew64
vse8.v	V	"Vd,0(s)Vm"	dref
vsetivli	V	"d,Z,Vb"	
vsetvl	V	"d,s,t"	-
vsetvli	V	"d,s,Vc"	
vsext.vf2	V	"Vd,VtVm"	
vsext.vf4	V	"Vd,VtVm"	
vsext.vf8	V	"Vd,VtVm"	
vslide1down.vx	V	"Vd,Vt,sVm"	
vslide1up.vx	V	"Vd,Vt,sVm"	_
vslidedown.vi	V	"Vd,Vt,VjVm"	_

Instruction	Extension	Parameters	Flags
vslidedown.vx	V	"Vd,Vt,sVm"	-
vslideup.vi	V	"Vd,Vt,VjVm"	_
vslideup.vx	V	"Vd,Vt,sVm"	_
vsll.vi	V	"Vd,Vt,VjVm"	-
vsll.vv	V	"Vd,Vt,VsVm"	_
vsll.vx	V	"Vd,Vt,sVm"	_
Vsm.v	V	"Vd,0(s)"	dref
vsmul.vv	V	"Vd,Vt,VsVm"	_
vsmul.vx	V	"Vd,Vt,sVm"	_
vsoxei16.v	V	"Vd,0(s),VtVm"	dref
vsoxei32.v	V	"Vd,0(s),VtVm"	dref
vsoxei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsoxei8.v	V	"Vd,0(s),VtVm"	dref
vsoxseg2ei16.v	V	"Vd,0(s),VtVm"	dref
vsoxseg2ei32.v	V	"Vd,0(s),VtVm"	dref
vsoxseg2ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vsoxseg2ei8.v	V	"Vd,0(s), VtVm"	dref
vsoxseg3ei16.v	V	"Vd,0(s), VtVm"	dref
vsoxseg3ei32.v	V	"Vd,0(s), VtVm"	dref
vsoxseg3ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vsoxseg3ei8.v	V	"Vd,0(s), VtVm"	dref
vsoxseg4ei16.v	V	"Vd,0(s), VtVm"	dref
vsoxseg4ei32.v	V	"Vd,0(s), VtVm"	dref
vsoxseg4ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vsoxseg4ei8.v	V	"Vd,0(s), VtVm"	dref
vsoxseg5ei16.v	V	"Vd,0(s), VtVm"	dref
vsoxseg5ei32.v	V	"Vd,0(s), VtVm"	dref
vsoxseg5ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vsoxseg5ei8.v	V	"Vd,0(s), VtVm"	dref
vsoxseg6ei16.v	V	"Vd,0(s), VtVm"	dref
	V	"Vd,0(s), VtVm"	dref
vsoxseg6ei32.v vsoxseg6ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
	V	"Vd,0(s), VtVm"	dref   eew04
vsoxseg6ei8.v vsoxseg7ei16.v	V	"Vd,0(s), VtVm"	dref
	V		dref
vsoxseg7ei32.v	V	"Vd,0(s),VtVm" "Vd,0(s),VtVm"	I
vsoxseg7ei64.v	V		dref   eew64
vsoxseg7ei8.v	V	"Vd,0(s),VtVm"	dref
vsoxseg8ei16.v		"Vd,0(s),VtVm"	dref
vsoxseg8ei32.v	V	"Vd,0(s),VtVm"	dref
vsoxseg8ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsoxseg8ei8.v	V	"Vd,0(s),VtVm"	dref
vsra.vi	V	"Vd,Vt,VjVm"	
vsra.vv	V	"Vd,Vt,VsVm"	
vsra.vx	V	"Vd,Vt,sVm"	
vsrl.vi	V	"Vd,Vt,VjVm"	
vsrl.vv	V	"Vd,Vt,VsVm"	
vsrl.vx	V	"Vd,Vt,sVm"	
vsse16.v	V	"Vd,0(s),tVm"	dref
vsse32.v	V	" $Vd,0(s),tVm$ "	dref

Instruction	Extension	Parameters	Flags
vsse64.v	V	"Vd,0(s),tVm"	dref   eew64
vsse8.v	V	"Vd,0(s),tVm"	dref
vsseg2e16.v	V	"Vd,0(s)Vm"	dref
vsseg2e32.v	V	"Vd,0(s)Vm"	dref
vsseg2e64.v	V	"Vd,0(s)Vm"	dref   eew64
vsseg2e8.v	V	"Vd,0(s)Vm"	dref
vsseg3e16.v	V	"Vd,0(s)Vm"	dref
vsseg3e32.v	V	"Vd,0(s)Vm"	dref
vsseg3e64.v	V	"Vd,0(s)Vm"	dref   eew64
vsseg3e8.v	V	"Vd,0(s)Vm"	dref
vsseg4e16.v	V	"Vd,0(s)Vm"	dref
vsseg4e32.v	V	"Vd,0(s) Vm"	dref
vsseg4e64.v	V	"Vd,0(s) Vm"	dref   eew64
vsseg4e8.v	V	"Vd,0(s) Vm"	dref
vsseg5e16.v	V	"Vd,0(s) Vm"	dref
vsseg5e32.v	V	"Vd,0(s) Vm"	dref
vsseg5e64.v	V	"Vd,0(s) Vm"	dref   eew64
vsseg5e8.v	V	"Vd,0(s) Vm"	dref
vsseg6e16.v	V	"Vd,0(s) Vm"	dref
vsseg6e32.v	V	"Vd,0(s) Vm"	dref
vsseg6e64.v	V	"Vd,0(s) Vm"	dref   eew64
vsseg6e8.v	V	"Vd,0(s) Vm"	dref
vsseg0e0.v	V	"Vd,0(s) Vm"	dref
vsseg7e32.v	V	"Vd,0(s) Vm"	dref
vsseg7e64.v	V	"Vd,0(s) Vm"	dref   eew64
vsseg7e04.v	V	"Vd,0(s) Vm"	dref
vsseg8e16.v	V	"Vd,0(s) Vm"	dref
vsseg8e32.v	V	"Vd,0(s) Vm"	dref
vsseg8e64.v	V	"Vd,0(s) Vm"	dref   eew64
vsseg8e8.v	V	"Vd,0(s) Vm"	dref   eew 04
vssegoeo.v vssra.vi	V	"Vd,Vt,VjVm"	
	V		
vssra.vv	V	"Vd,Vt,VsVm" "Vd,Vt,sVm"	
vssra.vx	V		
vssrl.vi	V	"Vd,Vt,VjVm"	
vssrl.vv	V	"Vd,Vt,VsVm"	
vssrl.vx	V	"Vd,Vt,sVm"	- dwof
vssseg2e16.v	V	"Vd,0(s),tVm"	dref
vssseg2e32.v		"Vd,0(s),tVm"	dref
vssseg2e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg2e8.v	V	"Vd,0(s),tVm"	dref
vssseg3e16.v	V	"Vd,0(s),tVm"	dref
vssseg3e32.v	V	"Vd,0(s),tVm"	dref
vssseg3e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg3e8.v	V	"Vd,0(s),tVm"	dref
vssseg4e16.v	V	"Vd,0(s),tVm"	dref
vssseg4e32.v	V	"Vd,0(s),tVm"	dref
vssseg4e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg4e8.v	V	"Vd,0(s),tVm"	dref
vssseg5e16.v	V	" $Vd,0(s),tVm$ "	dref

Instruction	Extension	Parameters	Flags
vssseg5e32.v	V	" $Vd,0(s),tVm$ "	dref
vssseg5e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg5e8.v	V	"Vd,0(s),tVm"	dref
vssseg6e16.v	V	"Vd,0(s),tVm"	dref
vssseg6e32.v	V	"Vd,0(s),tVm"	dref
vssseg6e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg6e8.v	V	"Vd,0(s),tVm"	dref
vssseg7e16.v	V	"Vd,0(s),tVm"	dref
vssseg7e32.v	V	"Vd,0(s),tVm"	dref
vssseg7e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg7e8.v	V	"Vd,0(s),tVm"	dref
vssseg8e16.v	V	"Vd,0(s),tVm"	dref
vssseg8e32.v	V	"Vd,0(s),tVm"	dref
vssseg8e64.v	V	"Vd,0(s),tVm"	dref   eew64
vssseg8e8.v	V	"Vd,0(s),tVm"	dref
vssub.vv	V	"Vd,Vt,VsVm"	
vssub.vx	V	"Vd,Vt,sVm"	
vssubu.vv	V	"Vd,Vt,VsVm"	
vssubu.vx	V	"Vd,Vt,sVm"	
vsub.vv	V	"Vd,Vt,VsVm"	
vsub.vx	V	"Vd,Vt,sVm"	
vsuxei16.v	V	"Vd,0(s),VtVm"	dref
vsuxei32.v	V	"Vd,0(s),VtVm"	dref
vsuxei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsuxei8.v	V	"Vd,0(s),VtVm"	dref
vsuxseg2ei16.v	V	"Vd,0(s),VtVm"	dref
vsuxseg2ei32.v	V	"Vd,0(s),VtVm"	dref
vsuxseg2ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsuxseg2ei8.v	V	"Vd,0(s),VtVm"	dref
vsuxseg3ei16.v	V	"Vd,0(s),VtVm"	dref
vsuxseg3ei32.v	V	"Vd,0(s),VtVm"	dref
vsuxseg3ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsuxseg3ei8.v	V	"Vd,0(s),VtVm"	dref
vsuxseg4ei16.v	V	"Vd,0(s),VtVm"	dref
vsuxseg4ei32.v	V	"Vd,0(s), VtVm"	dref
vsuxseg4ei64.v	V	"Vd,0(s), VtVm"	dref   eew64
vsuxseg4ei8.v	V	"Vd,0(s), VtVm"	dref
vsuxseg5ei16.v	V	"Vd,0(s), VtVm"	dref
vsuxseg5ei32.v	V	"Vd,0(s), VtVm"	dref
vsuxseg5ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsuxseg5ei8.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg6ei16.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg6ei32.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg6ei64.v	V	"Vd,0(s), Vt Vm"	dref   eew64
vsuxseg6ei8.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg7ei16.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg7ei32.v	V	"Vd,0(s), Vt Vm"	dref
vsuxseg7ei64.v	V	"Vd,0(s), Vt Vm"	dref   eew64
vsuxseg7ei8.v	V	"Vd,0(s), Vt Vm"	dref
Aprivackieto.A	<b>v</b>	να,υ(s), νι νπι	urer

Instruction	Extension	Parameters	Flags
vsuxseg8ei16.v	V	"Vd,0(s),VtVm"	dref
vsuxseg8ei32.v	V	"Vd,0(s),VtVm"	dref
vsuxseg8ei64.v	V	"Vd,0(s),VtVm"	dref   eew64
vsuxseg8ei8.v	V	"Vd,0(s),VtVm"	dref
vt.maskc	ventana con-	"d,s,t"	_
	dops		
vt.maskcn	ventana con-	"d,s,t"	_
	dops		
vwadd.vv	V	"Vd,Vt,VsVm"	_
vwadd.vx	V	"Vd,Vt,sVm"	_
vwadd.wv	V	"Vd,Vt,VsVm"	_
vwadd.wx	V	"Vd,Vt,sVm"	_
vwaddu.vv	V	"Vd,Vt,VsVm"	_
vwaddu.vx	V	"Vd,Vt,sVm"	_
vwaddu.wv	V	"Vd,Vt,VsVm"	_
vwaddu.wx	V	"Vd,Vt,sVm"	_
vwcvt.x.x.v	V	"Vd,VtVm"	alias
vwcvtu.x.x.v	V	"Vd,VtVm"	alias
vwmacc.vv	V	"Vd,Vs,VtVm"	_
vwmacc.vx	V	"Vd,s,VtVm"	_
vwmaccsu.vv	V	"Vd,Vs,VtVm"	_
vwmaccsu.vx	V	"Vd,s,VtVm"	_
vwmaccu.vv	V	"Vd,Vs,VtVm"	_
vwmaccu.vx	V	"Vd,s,VtVm"	_
vwmaccus.vx	V	"Vd,s,VtVm"	_
vwmul.vv	V	"Vd,Vt,VsVm"	_
vwmul.vx	V	"Vd,Vt,sVm"	_
vwmulsu.vv	V	"Vd,Vt,VsVm"	_
vwmulsu.vx	V	"Vd,Vt,sVm"	_
vwmulu.vv	V	"Vd,Vt,VsVm"	_
vwmulu.vx	V	"Vd,Vt,sVm"	_
vwredsum.vs	V	"Vd,Vt,VsVm"	_
vwredsumu.vs	V	"Vd,Vt,VsVm"	_
vwsub.vv	V	"Vd,Vt,VsVm"	_
vwsub.vx	V	"Vd,Vt,sVm"	_
vwsub.wv	V	"Vd,Vt,VsVm"	_
vwsub.wx	V	"Vd,Vt,sVm"	_
vwsubu.vv	V	"Vd,Vt,VsVm"	_
vwsubu.vx	V	"Vd,Vt,sVm"	_
vwsubu.wv	V	"Vd,Vt,VsVm"	_
vwsubu.wx	V	"Vd,Vt,sVm"	_
vxor.vi	V	"Vd,Vt,ViVm"	-
vxor.vv	V	"Vd,Vt,VsVm"	_
vxor.vx	V	"Vd,Vt,sVm"	_
vzext.vf2	V	"Vd,VtVm"	_
vzext.vf4	V	"Vd,VtVm"	_
vzext.vf8	V	"Vd,VtVm"	_
VZGXC.VIO			
wfi	I	1111	_

Instruction	Extension	Parameters	Flags
wrs.sto	Zawrs	1111	_
xnor	Zbb Zbkb	"d,s,t"	_
xor	С	"Cs,Ct,Cw"	alias
xor	C	"Cs,Cw,Ct"	alias
xor	I	"d,s,j"	alias
xor	I	"d,s,t"	_
xori	I	"d,s,j"	_
xperm4	ZBKX	"d,s,t"	_
xperm8	ZBKX	"d,s,t"	_
zext.b	I	"d,s"	alias
zext.h	I	"d,s"	macro
zext.h	Zbb	"d,s"	_
zext.h	Zbb	"d,s"	_
zext.w	I	"d,s"	macro
zext.w	ZBA	"d,s"	alias
zip	Zbkb	"d,s"	-
rdcycleh	I	"d"	alias
rdinstreth	I	"d"	alias
rdtimeh	I	"d"	alias

## 1.17 Answers to all exercises

Exercise 1: The instruction bgt is an alias. How would you build it from the other instructions?

#### Answer:

Just invert the arguments. bgt rs1,rs2,label  $\rightarrow$  blt rs2,rs1,label Exercise 2: Write a small program that uses a conditional branch.

### Answer:

```
1
      .globl main
2
      main:
                        // Build a stack frame
      addi sp,sp,-16
3
      sd ra, 8(sp)
      sd s0,0(sp)
5
                         // t1 \leftarrow 1
      li t1,1
6
      li t2,2
                        // t2 \leftarrow 2
      bgt t1,t2,.L1
                        // is t1 bigger than t2 ?
      la a0,.LC1
                        // We did not branch. Load string address of LC1
10
      j .L2
                        // Branch to call instruction
11
      .L1:
      la a0,.LC2
                        // We did branch. Load LC2 string
13
      .L2:
      call printf
                         // Do the call
14
      ld ra,8(sp)
                         // Restore stack frame
15
      ld s0,(sp)
16
      jr ra
                         // Return
17
      .LC1:
18
      .string "Branch not taken\n"
19
20
      .p2align 2
21
      .string "Branch taken\n"
```

Executing:

```
star64: "/tiny-asm$ ./asm -o bgt.o bgt.s

star64: "/tiny-asm$ gcc bgt.o

star64: "/tiny-asm$ ./a.out

Branch not taken
```

Exercise 3: Disassemble the program. What you see instead of bgt?

Answer:

```
14: 0063c863 blt t2,t1,24 <.L1>
```

The assembler changed source and destination, using blt.

Exercise 4: Change bgt into blt line 8. Does the output change?

Answer:

```
star64:~/tiny-asm$ ./a.out
Branch taken
start64:~/tiny-asm$
```

Exercise 5: How is the change achieved? Look at the source asm.c.

#### Answer:

Looking at the opcode table we have:

```
{"bgt",0,INSN_CLASS_I,"t,s,p",MATCH_BLT,MASK_BLT,match_opcode,INSN_ALIAS|
    INSN_CONDBRANCH}
{"blt",0,INSN_CLASS_I,"s,t,p",MATCH_BLT,MASK_BLT,match_opcode,INSN_CONDBRANCH}
```

We can see that in the case of bgt, the instruction is marked as an *alias*. We see also that the match and the mask are identical of bgt and blt. The essential difference is in the argument string: bgt has "t,s,p", and in the mask of blt we have "s,t,p".

Exercise 6: Use the XOR instruction to invert all bits in an integer register

Answer:

Since  $1 \oplus 1$  is zero, and  $0 \oplus 1$  is 1, it suffices to have a right hand side of all ones (the number -1) and we are all set.

The instruction not (invert all bits) is xor rs1,-1. You can see this in the opcode table:

```
{"not",0,INSN_CLASS_I,"d,s",MATCH_XORI|MASK_IMM,MASK_XORI|MASK_IMM,match_opcode,
INSN_ALIAS},
```

It has the INSN\_ALIAS bit set, and the match is MATCH\_XORI.

Exercise 7: Write a program in assembler to print these 3 counters.

#### Answer:

```
.globl main
1
                             Use of this name allows us to use C runtime
2
      main:
      addi sp,sp,-16
                          Make room to establish a stack frame
      sd ra, 8(sp)
                          Save return address
      sd s0,0(sp)
                          Save old stack frame
      addi s0, sp, 16
                          Establish a new frame. This is not actually needed.
      rdtime a1
                          Read time into a1, that is the second argument
      lla a0,.LC0
                          to printf. The first is the LCO string \,
      call printf
                          Let printf do the job
9
                          The same thing for the cycles. Use LC1.
      rdcycle a1
10
      lla a0,.LC1
                          String into a0
11
12
      call printf
      rdinstret a1
                          And the same for instructions returned. Use LC2
13
      lla a0,.LC2
                          String into a0
14
      call printf
15
      ld ra,8(sp)
16
                          Restore return address
      ld s0,0(sp)
17
                          Restore old frame pointer
```

Time=133663617138 Cycles=164249353990

Instructions executed=85266785454

# Exercise 8: Try to verify that time corresponds to a time measure Answer:

One way to do that is to call our program, then do something, then call it again. This should be a measure of how much time this "do something" takes. If we repeat that, we should arrive at similar results.

We will use "uptime" a utility that prints the time since startup.

```
star64: ~/tiny-asm$ ./a.out;uptime;./a.out
Time=139156277825
Cycles=81886690065
Instructions executed=52342547651
15:22:18 up 9:39, 2 users, load average: 0.00, 0.00, 0.00
Time=139156334252
Cycles=81891385713
Instructions executed=52345512910
star64: ~/tiny-asm$ ./a.out;uptime;./a.out
Time=139235738528
Cycles=81923228282
Instructions executed=52376705932
15:22:38 up 9:40, 2 users, load average: 0.00, 0.00, 0.00
Time=139235795755
Cycles=81927968778
Instructions executed=52379666534
star64: ~/tiny-asm$
```

Exercise 9: Use the "max" instruction to calculate the absolute value of a signed integer.

Answer:

Use:

```
neg rd,rs1
max rd,rs1,rd
```

Exercise 10: Write an assembler program to show the CSR flags Answer:

```
nain:
addi sp,sp,-16 Establish stack frame
sd ra,8(sp) Save return address
sd s0,0(sp) Save frame pointer
frcsr a1 Read the control register into the fisrt arg (a1)
```

```
lla a0,.LC0
                           Read the string into the first argument (a0)
      call printf
                           Call printf
      ld ra,8(sp)
                           Restore return address
      ld s0,0(sp)
                           Restore frame pointer
10
11
      add sp, sp, 16
                           Destroy stack frame
12
      ret
                           Bye bye
      .I.CO:
13
      .string "CSR= 0x\%1x\n"
14
```

This whole things makes just printf("CSR=0x%x\n",csr); But... wait, there is a bug.

```
$ asm -o rcsr.o rcsr.s
$ gcc rcsr.o
$ ./a.out
CSR= 0x0
$ ???
```

Well, of course. There wasn't any motives to set any of those flags above, and the rounding mode is zero (RNE). To see that we are really reading the csr let's provoke a division by zero, so at least we have something in there. We add following lines:

```
5
      sd s0,0(sp)
                          Save frame pointer
      li t1,12
6
                          Put 12 in register t1
      fcvt.d.1 f20,t1
                          Convert it to 12.0 in register f20
      fcvt.d.l f21,x0
                          Put zero into register f21
      fdiv.d f10,f20,f21 Divide 12.0/0.0
9
      frcsr a1
                          Read the control register into the fisrt arg (a1)
10
                          Rest is the same
```

Now, it should show the Division by zero bit as ON.

```
$ asm -o rcsr.o rcsr.s
$ gcc rcsr.o
$ ./a.out
CSR= 0x8
$
```

That was it!

Exercise 11: Write a subroutine that returns the flags of the CSR

# Answer:

```
# C Interface: int readcsr(void);

glob1 readcsr

readcsr:

frcsr a0 Read the control and status register into a0

andi a0,a0,15 Select the 4 lower bits and leave result in a0 (ABI)

jr ra return
```

Here it is not necessary to build a stack frame since we do not make any calls, and we do not use any local variables. We build our result in the established register for returning results (a0).

Exercise 12: Mismatch between source and disassembly. Explain

#### Answer

The explanation: actually, the instruction at address 4 is addi a0,0, what is actually a mov instruction. But the zero is not zero, since it is just a placeholder for a relocation. Looking at the relocations we see:

We see that a relocation points to address 4, indicating to put the lower 12 bits of the main address into an immediate and add them to a0.

.align, 40 .ascii, 41 .asciiz, 41 .attach_to_group, 44 .bss, 41	alloc_cfi_insn_data, 64 alloc_fde_entry, 60 and, 79 andi, 79 auipc, 74
.byte, 41 .comm, 45 .common, 45 .data, 43 .dc, 41 .dc.a, 41 .dc.b, 41 .dc.w, 41 .equ, 43 .equiv, 43 .globl, 44, 67 .hidden, 45 .ident, 45	beq, 79 beqz, 91 bfd_bwrite, 38 bfd_elf64_swap_reloca_out, 19 bge, 79 bgeu, 79 bgez, 91 bgt, 91 bgtu, 91 blet, 91 blev, 99 blev, 79
.internal, 47 .lcomm, 45 .loc, 47 .local, 51	bltz, 91 bne, 79 bnez, 91
.option, 52 .org, 52 .p2align, 40 .p2align1, 40 .p2alignw, 40 .protected, 53 .reloc, 53 .set, 43 .sleb128, 55 .string, 41 .string16, 41 .string32, 41 .string64, 41 .string8, 41 .text, 54, 67 .uleb128, 55	call, 91 CFA, 57 CFI, 57 cfi_add_CFA_def_cfa_offset, 63 cfi_end_fde, 66 cfi_finish, 60 cfi_new_fde, 60 chain_frchains_together, 36 cie_entry, 60 clz, 81 clzw, 81 cons, 42 cpop, 82 create_obj_attrs_section, 37 ctz, 81 ctzw, 81
addi, 67 adjust_reloc_syms, 38	dc.l, 41 debug_type, 51

div, 77	fmv.d, 91
divu, 77	fmv.s, 91
dot cfi, 63	fmv.w.x, 88
dot cfi endproc, 66	fmv.x.w, 88
dot_cfi_startproc, 63	fneg, 91
dot_symbol_init, 10	fneqz, 91
DW_CFA_def_cfa_offset, 63	fnmadd, 86
dwarf2 directive filename, 51	fnmsub, 87
	frags chained, 36
eh begin, 11	frchain_now, 55
elf begin, 11	fsd, 86
elf frob file, 38	
	fsgnj, 87
elf_frob_file_after_relocs, 38	fsh, 86
elf_frob_file_before_adjust, 38	fsqrt, 87
elf_frob_symbol, 38	fsub, 75, 86
elf_make_empty_symbol, 15	fsw, 86
elf_obj_sym, 16	•
elf set section contents, 38	gas init, 10, 17
ENCODE macros, 23, 26, 29–31	generic set section contents, 38
	get_absolute_expression, 51
expr, 42	
EXTRACT macros, 23, 25, 26, 29–31	get_symbol_name, 51
fabs.d, 91	input_line_pointer, 41
fabs.s, 91	INRIA, 94
fadd, 86	INSERT_BITS, 28
fcvt.{hsd}.{hsd}, 88	INSERT_OPERAND, 28
	INSN ALIAS, 33
fcvt.l.s, 88	INSN BRANCH, 33
fcvt.lu.s, 88	INSN CONDBRANCH, 33
fcvt.s.l, 88	
fcvt.s.lu, 88	INSN_DEREF, 33
fcvt.s.w, 88	INSN_JSR, 33
fcvt.s.wu, 88	INSN_MACRO, 32
fcvt.w.s, 88	$INSN_V_{EEW764}$ , 33
fcvt.wu.s, 88	INSN XX BYTE, 33
•	
fdiv, 86	j, 92
fence, 91	jal, 92
feq, 76, 88	jalr, 92
$fix_new, 18$	jr, 92
fix new exp, 18	J1, <i>32</i>
fix new internal, 18	la, 92
fix segment, 38	
fixS, 17	lb, 71
	ld, 71
fixup, 17	lh, 71
fld, 86	lhu, 67
fle, 88	li, 67, 92
flh, 86	lla, 92
flt, 76, 88	loc.options, 48
flw, 86	local symbol, 17
fmadd, 86	<del></del>
	local_symbol_make, 17
fmax, 87	LSB, 94
fmin, 87	lw, 71
fmsub, 86	
fmul, 86	macro_build, 74

map_over_sections, 37	rdtime, 80
MaskRay, 94	read_a_source_file, 12, 39
match_never, 73	reg_lookup, 28
$\max$ , 82	$relax\_seg, 36$
$\max u, 82$	$relax\_segment, 36$
md_apply_fix, 18	rem, 77
md assemble, 73	remu, 77
md begin, 11	remuw, 77
merge data into text, 36	remw, 77
min, 82	resolve_local_symbol_value, 37
minu, 82	resolve reloc expr symbols, 37
mul, 76	resolve_symbol_value, 37
mulh, 76	ret, 92
mulhsu, 76	rev8, 82
mulhu, 76	riscv_frag_align_code, 41
mulw, 76	riscv_insn_types, 47
mv, 92	riscv_ip, 14, 35, 72, 86
my_getSmallExpression, 72	riscy_opcode, 32
nog 02	riscv_pre_output_hook, 36
neg, 92	riscv_rm, 86
negw, 92	rol, 82
nop, 92	rolw, 82
not, 92	ror, 82
1	rori, 82
obj_attach_to_group, 44	rvb, 83
obj_elf_bss, 41	1: 40
obj_elf_common, 45	s_align, 40
obj_elf_ident, 46	s_comm_internal, 45
obj_elf_local, 51	s_data, 43
obj_elf_section_change_hook, 41	s_riscv_insn, 47
obj_elf_visibility, 45, 47, 53	$s\_riscv\_options, 52$
or, 79	$s\_set, 44$
orc.b, 82	sd, 67
ori, 79	section, 19
orn, 82	$seg\_info, 55$
$output\_sleb128, 56$	seqz, 92
output uleb128, 56	$set\_section\_contents, 38$
	$set\_symtab, 38$
pack, 83	sext.b, 82, 92
packh, 83	sext.h, 82, 92
packw, 83	sext.w, 92
parse relocation, 72	sgtz, 92
pause, 92	sh, 67
pcrel access, 74	sh1add, 82
pcrel load, 74	sh1add uw, 82
pcrel store, 74	sh2add, 82
perform an assembly pass, 10, 11	sh2add uw, 82
po hash, 39	sh3add_uw, 82
po_nash, 39 pobegin, 40	size seg, 37
	size_seg, 37 sll, 78
potable, 39, 44	
rdcycle, 80	slli, 67, 78, 82
	sllw, 78
rdinstret, 80	slti, 75

sltiu, 76	th.lurw, 91
sltz, 92	th.lurwu, 91
$\mathrm{snez},92$	th.rev, 89
srai, 78	th.revw, 89
sraw, 78	th.tst, 89
srl, 78	th.tstnbz, 89
srli, 67, 78	Thead, $76, 89$
srlw, 78	thu. $ext$ , $89$
stdoutput, 14	
stringer, 41	write_contents, 38
sub, 75	write_object_file, 36
subsections, 19	write relocs, 38
subsefg change, 55	
subseg set, 54	XCNEW, 64
subsegs finish, 36	xnor, 82
subw, 75	xor, 79
symbol append, 16	xori, 79
symbol begin, 17	xperm.b, 83
symbol create, 16	xperm.n, 83
symbol find, 17	xsymbol, 16
symbol_find_or_make, 17	Zbb, 81
symbol_make, 16	zext.b, 92
symbol_new, 16	zext.h, 83, 93
symbol_table_insert, 17	zext.w, 93
symbolS, 16	,
+c:1 00	
tail, 92	
th.addsl, 89	
th.ext, 89	
th.ff0, 89	
th.ff1, 89	
th.lbia, 89	
th.lbib, 89	
th.lbuia, 89	
th.lbuib, 89	
th.ldd, 90	
th.ldia, 90	
th.ldib, 90	
th.lhia, 90	
th.lhib, 90	
th.lhuia, 90	
th.lhuib, 90	
th.lrb, 90	
th.lrd, 90	
th.lrh, 90	
th.lrhu, 90	
th.lrw, 90	
th.lrwu, 90	
th.lurb, 90	
th.lurbu, 90	
th.lurd, 90	
th.lurh, 90	
th.lurhu, 91	
, <del></del>	