



CS 362: HW 3

1. Full Adder via 1/2 Adders:



Carry 1 XOR Carry 2 = Sum from 1/2 Adder  
between Carry 1 & Carry 2.  
replace Carry 1 XOR Carry 2 w/ a 1/2 adder, keep sum.



Simplifying the two expressions for Sum & Car result in a further

A	0	0	0	1	1	1	1
B	0	0	1	1	0	1	1
C <sub>in</sub>	0	1	0	1	0	1	0
Sum	0	1	1	0	1	0	1
Carry Out	0	0	1	0	1	1	1

$$\begin{aligned} \text{Sum} &= (A \oplus B) \oplus C_{in} \\ &= (ABC) + (\overline{ABC}) + (A\overline{B}C) + (\overline{A}BC) \\ &= (A \wedge B) \vee (A \wedge \overline{B} \wedge C) \vee (\overline{A} \wedge B \wedge C) \vee (\overline{A} \wedge \overline{B} \wedge C) \end{aligned}$$

Complicated circuit which would require more than 2 1/2 Adders or an implementation using other gates.

Sum 1: 0011100  
Carry 1: 0000001  
Carry 2: 0001010

Truth Table:

A	0	0	0	0	1	1	1	1
B	0	0	1	1	0	0	1	1
C <sub>in</sub>	0	1	0	1	0	1	0	1
Sum 1	0	1	1	0	0	1	1	0
Sum 2	0	0	0	0	1	0	0	1
Carry 2	0	0	1	1	0	1	1	1
Carry Out	0	0	0	0	0	0	0	1

Common Full Adder:

# Nim Neural Net Design (3 pie, sizes $\emptyset \rightarrow (63)$ ).

Algorithm: 1) Compute  $Z \oplus A \oplus B \oplus C$  & feed forward  $A, B, C, Z$  to level 1.

ii) Compute  $A_{new}, B_{new}, C_{new} = A \oplus Z, B \oplus Z, C \oplus Z$  &

feed forward  $A, B, C, A_{new}, B_{new}, C_{new}$  to level 2.

iii) Compute  $Valid_A, Valid_B, Valid_C$  by  $Valid_{pie} = \begin{cases} 1 & \text{if pie - pie}_{new} \geq 0 \\ 0 & \text{otherwise} \end{cases}$

& feed forward  $A_{new}, B_{new}, C_{new}, Valid_A, Valid_B, Valid_C$  into level 3.

iv) Filter negative  $pie_{new}$  by anding w/ respective

valid bits & feed forward filtered  $pie_{new}$ s

(should have 2 pies  $\equiv 0_{new} \& 1$  that is  $\geq 0$ ) &  $Valid_{pies}$  into level 4.

v) Sum the filtered pies to get the remaining pie

size for the selected pie. & feed forward the


Validpies & sum into level 5 (output).

Output is  $(Valid_A, Valid_B, Valid_C)$  where

Validpie is 1 if selected for that pie & remaining

is bitwise ( $\&$  bits) in the case where 3 moves are


Logical Circuit:




Valid, ref. takes first move. when @ moves valid, ref. takes!

Layer 0

input: 2x6 bits  
output: 1 bits




input: 3x6 bits  
output: 6 bits




Output

(3x6) input XOR for Z, (2x6) input XOR for pie<sub>new</sub>, (2x6) input AND for filtering output @.



# Nim Neural Net Design




Components:



Sub



Sum



add up bits in each final pile, should be 0, in most cases the single valid pile after subtracting, if all 3 piles are valid, the ref knows to select move of eliminating pile for NN.