



201 - QIJ30YAZHI5NGYG



0406186522

# FÖRSÄTTSLAD TENTAMEN/ EXAMINATION COVER

**Jag intygar att mobiltelefon och annan otillåten elektronisk utrustning är avstängd och förvaras på anvisad plats. / I hereby confirm that mobile phones and other unauthorized electronic equipment is shut off and placed according to instructions**

MARKERA MED "X"/

MARK WITH "X"



IFYLLES AV STUDENT OCH TENTAMENSVAKT/

TO BE FILLED IN BY THE STUDENT AND THE INVIGILATOR:

KURSKOD / COURSE CODE I S 1 2 0 0		EFTERNAMN / FAMILY NAME Hedén Malm																	
KURSNAMN / COURSE NAME Datorteknik, grundkurs		FÖRNAMN / FIRST NAME Jacob																	
PROVKOD / TEST CODE T E N 1		NAMNTECKNING / YOUR SIGNATURE Jacob Hedén Malm																	
TENTAMENSdatum / EXAMINATION DATE Y/Y/Y/Y M/M D/D 2 0 1 9 - 0 3 - 1 5		PERSONNUMMER / PERSONAL NUMBER Y/Y/M/M/D/D 9 9 0 4 0 5 - 1 4 9 9																	
PROGRAMKOD / PROGRAM CODE: CINTE	INLÄMNINGSTID / TIME SUBMITTED: 11:27	SIGNATUR TENTAMENSVAKT / SIGNATURE INVIGILATOR: Cru L	ANTAL BLAD / NO OF SHEETS: 0 9																
MARKERA BEHANDLADE UPPGIFTER MED "X" OCH EJ BEHANDLADE UPPGIFTER MED "-." / MARK WITH "X" PROBLEMS SOLVED. MARK WITH "-." PROBLEMS NOT ATTEMPTED																			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
X	X	X	X	X	X	X		X											

IFYLLES AV INSTITUTIONEN / TO BE FILLED IN BY THE DEPARTMENT:

BEDÖMNING / ASSESSMENT																			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

BONUSPOÄNG/  
BONUS POINTS:

--	--	--	--

SLUTSUMMA /  
FINAL POINTS:

--	--	--	--

BETYG/  
GRADE:

--	--

Godkänns av examinator /  
approved by Examiner.....

a)

$$\$t1 = -32$$

~~Sra~~ Sra = r, 0, 3, rd = rf 777 ~~158~~ <sup>shamt</sup>  
\$t0 \$t1 2

$$\text{OpCode} = 000000$$

$$rs = 000000$$

$$rt = 9 = 01001$$

$$rd = 8 = 01000$$

$$\text{shamt} = 00010 = 2$$

$$\text{funct} = 3 = 000011$$

Sra \$t0, \$t1, 2:

→ ~~000000 010010000000100011~~

000000 000000 01001 01000 00010 000011  
0x 0 0 0 1 4 0 8 3

↓  
0x 00094083

ii)

$$32 = 01000000$$

$$-32 = 10111111 + 1$$

$$= 11000000 \ggg 2$$

$$= 111111000$$

$$= -8$$

\$t0 = -8



Family name, first name	Personal Registration Number	Programme	Sheet no.	Problem no.
Heden Malm, Jacob	1998 0405-1499	CITE	02	01

b)

$l1: *P += 2;$

$l2: P++;$

$lSt = [9, 10, 12, 0]$



Family name, first name	Personal Registration Number	Programme	Sheet no.	Problem no.
Helén Malm, Jacob	1998-0405-1499	CINTE	03	02

a)

i. True

ii. False, volatile is a keyword used to tell the compiler not to do certain efficiency optimizations that assume that a variable will not change if it isn't changed in software. Useful when IO might change the value.

iii. True

iv. False; after the interrupt is handled, the program resumes as normal.

b)

lui \$t0, 0x9500

// create pointer to correct mem address

ori \$t0, \$t0, 0x3f00

lw \$t1, 0(\$t0) // access data at address

~~sw \$t1, \$t1, \$t1~~

// -505 = 1111000000111 → clearing bits to manipulate  
bit 4 bit 3

andi \$t1, \$t1, -505

ori \$t1, \$t1, 968 // 968 = 01111001000  
9 3

sw 0(\$t0), \$t1 // update IO device





Family name, first name

Hedén Malm, Jacob

Personal Registration Number

1998 0405-1499 CITE

Programme

Sheet no.

04

Problem no.

04

a)

$$A = 25:21 = r5$$

$$r5 = \$A0 = 4$$

$$A = 0x4$$

B = Value of register r4

$$r4 = \$E8 = 0x2f$$

C = Sum of ALU operation

$$\text{Which is } 0x3500 - 8 = 0x34f8$$

D = Next instruction ~~location~~ address.

We do not know current instruction address, so D = unknown

E = 0x1, Write is enabled because we want to write the value at address 0x34f8 to \$E8.

b) The first hazard occurs between instruction 1 and instruction 2. This is because we use register \$E0 before we have written the sum of the previous operation in it. We solve this by stalling 1 cycle and forwarding.



Family name, first name

Hedén Malm, Jacob

Personal Registration Number

1998 0405-1499

Programme

CITE

Sheet no.

05

Problem no.

05

a)

~~8 bytes = 64 bits~~  
~~log<sub>2</sub> 64 = 6~~

Byte Offset =  $\log_2 8 = 3$  bits

Set Offset =  $16 - 3 - 6$   
 $= 7$

$2^7 = 32 \times 2 \times 2 = 128$  sets

èè.

$128 \times 8 = 512 \times 2 = 1024$

Capacity = 1024 bytes

èè.

Address =  $\underbrace{100101}_{\text{tag}} \underbrace{001111}_{\text{set=31}} \underbrace{000}_{\text{byte offset, arbitrary.}}$

$31 = 16 + 8 + 4 + 2 + 1$

èè. cont.

~~100101001111000~~

$\underbrace{100101}_{9} \underbrace{001111}_{4} \underbrace{000}_{f} \underbrace{000}_{8}$

address = 0x 94f8

b)

Byte Offset = 4 bits =  $\log_2 16$

Set field =  $\log_2 4096 = 12$  bits

tag =  $32 - 16 = 16$  bits

in total 3 misses, 4 hits.

hit rate =  $\frac{4}{7}$ .

instr #	tag	set	byte
1	4000	301	C x
2	4000	302	O x
3	4000	302	4 ✓
4	4000	302	8 ✓
5	4000	302	C ✓
6	4000	303	O x
7	4000	303	4 ✓

Family name, first name	Personal Registration Number	Programme	Sheet no.	Problem no.
Hedén Malm, Jacob	1998 0405 1499	CITE	06	06

a)

max speedup = 5.

$$S = \frac{10}{T_{\text{After}}}$$

$$T_{\text{After}} = 2$$

∴ Sequential part takes  
2 seconds.

$$T_{\text{Original}} = T_{\text{Affected}} + T_{\text{Unaffected}}$$

$$10 = 8 + 2$$

$$T_{\text{After}} = \frac{8}{N} + 2$$

$$T_{\text{After}} = \frac{8}{4} + 2$$

$$T_{\text{After}} = 2 + 2$$

$$T_{\text{After}} = 4 \text{ seconds}$$

$$\text{Speedup} = \frac{T_{\text{Before}}}{T_{\text{After}}}$$

$$\text{Speedup} = \frac{10}{4}$$

$$\text{Speedup} = \frac{5}{2}$$

b)

i. True

ii. Wrong, this is provided by segmented virtual memory. A max chooses 2 input stream from many.

iii. True

iv. True

v. True



Family name, first name

Hedén Malm, Jacob

Personal Registration Number

1998 0405-1799

Programme

CINTE

Sheet no.

07

Problem no.

07

7)

a) Data level parallelism means that you can operate ~~one~~ multiple sets of data in parallel. For example, a VLIW add instruction <sup>can</sup> take 4 operands and perform 2 separate additions at the same time. Multiple sets of hardware make this possible.

MIMD means multiple instruction multiple data. This means that we have multiple processes (instruction sets) running concurrently. Each one of these processes can use data level parallelism. As such, the difference is that MIMD has more than one instruction set, but the similarity is that data-level parallelism can be present in both.

b) If we poll a timer we are constantly checking to see if the period overflow flag is set on the timer. This is something we constantly check in ~~our~~ ~~software~~ <sup>our</sup> software somewhere. If we use interrupts, we tell the timer to trigger an interrupt when the timer overflow flag is set. This will cause a break from normal activity in the program where we deal with the interrupt, after which the program seamlessly continues. The similarity is that both methods allow us to see when the timer reaches its max value. The difference is that with interrupts we do not constantly have to check this, the hardware ~~will~~ <sup>will</sup> notify us when it happens.





Family name, first name

Heden Malm, Jacob

Personal Registration Number

19980405-1499

Programme

CITE

Sheet no.

08

Problem no.

07

c) Hardware multithreading means that we find ways to concurrent processes on the same core. We get one set of hardware to ~~execute~~ execute more than 1 set of instructions. This allows us to have the performance of ~~multiple~~ <sup>more</sup> cores more cores than we physically have, in the form of threads.

Family name, first name

Hedén Malm, Jacob

Personal Registration Number

1998 0405-1499

Programme

CINTE

Sheet no.

09

Problem no.

09

a)

```
int foo(int *p) {
    if(*p == 0) {
        return 0;
    }
    else {
        int counter = 0;
        char * t1 = *(&p);
        while(*t1 != 0) {
            t1 = *(&p);
            counter++;
            *p++;
        }
    }
}
```

p++;

int c;

c += foo(~~p~~);

return c;

b) The program is adding up all of the characters within the array and returning the total amount of characters. As

such, it would print the number 9.

This is for  
1 2 3 4 5 6 7 8 9 → 9 total chars.