

12.01

Market has $(2^{10} \times \frac{1}{2})$ capacity chips


$2K \times 1 \text{ Byte}$
 $n=11 \quad m=8$
 $4K \times \frac{1}{2} \text{ Byte}$
 $n=12 \quad m=4$

NOTE: (i) CPU always takes n bits address & m bits data.

(ii) memory will always work as per its specifications.

Case I $(2^n \times m)$ Horizontal Expansion of memory

Take 2 memories




SH:

At same time

collect both/p $D_{m-1} \dots D$

for $2^n \times m$ 4 blocks are required

Case II $(2^{n-1} \times m)$ Bytes Vertical Expansion of memory



only one ans at a time


Schaums series
 morris's memo

when only in K
 No. of locations

0 for upper


1 for down

32K No. of locations is 32K
 m with upper 8K is free



4 chips
 Capacity of 4K
 Implement

(if capacity of location is not given then = 8 bits + byte)



$4K \rightarrow 4 \times 2^{10}$
 $\frac{2}{2}$
 $n=12$
 $A_0 \dots A_{11}$


memory
 32×2^{10}
 $= 2^{15}$
 $A_{14} A_{13} A_{12} A_{11} A_{10} \dots A_0$

But if it is simplifying more then it is good

$$\frac{8}{2} = \frac{4}{2} = \frac{2}{2} = 1$$

2 to 4 > 3 to 8

$$\frac{P}{4} = 2 \quad (2 \text{ to } 4)$$




Unit No. 2.2.2 = Main
bits

Date: / / Page no:

$$16 = \frac{4K}{2} = 2^{12}$$

$$n = 12$$




$$(4 + 4 + 2 + 2)K = 16K$$

$$2^4 \times 2^{10} = 2^{14}$$

$$14 \text{ bits Addr}^r$$

$$A_{13} A_{12} A_{11} \dots A_0$$

4K 4 chips
2 bits
 $A_{13} A_{12}$
2 to 4 decoder




Locality of the Reference

Normally it is sequential instruction.

block of memory is taken to ↓ at the access time

system always generates primary memory



"Address Translation" is required in cache for cache

No. of locations (cache) < No. of locations (primary memory)
CPU gives want addr of primary memory.

Cache Mapping

Primary memory Addr^r is translated into cache memory Addr^r for the content.

Diff. Mapping Scheme:-


1) Fully Associative Memory

Content Based Search

Physical addr is the overhead of

$$Size \quad 2^n \times m \text{ @ PM}$$

1 MB memory
 $2^{20} \times 1 \text{ byte}$
 $n = 20 \quad m = 8 \text{ bits}$
[Generally $n > m$]



search in PM is based on addr^r
search in CM is based on content which is addr^r of PM $n+m$

Disadvantage:-
① size of overhead is much much larger as compared to data

4

There are 2 policies to perform Write operation on Cache Block:- (CB)

① Write Through -
For any change in CB, the changes will be reflected into PM immediately.

② Write Back -
Only CB will be updated in case of write operation. The location is then marked by flag so that later when the word is removed from the cache it is updated into the main memory. In this, "Dirty Bit" is used as flag.

WT:

Advantage: No overhead of Dirty bit

Disadvantage: Hit $\rightarrow t_1$ (Read)

Miss $\rightarrow t_1 + t_2$ (Read)

Write $\rightarrow t_2$

($t_2 \gg t_1$) \Rightarrow We will update in both
Access time increases

WB:

Advantage: Access time t_1 (Read/Write)

last Records (which is updated will take t_2)

Disadvantage: Dirty Bit

Q) A cache has hit rate of 95% with block size of 128 bytes & a cache hit latency of 5ns. The main memory take 100ns to return the first word (32 bits) of a block and 10ns to return each subsequent word. Calculate the avg access time for cache.

Sol:

$$\frac{95 \times 5}{100} + \frac{5}{100} \left(\frac{100}{32} + \frac{32 \times 10}{100 + 10(2^2 + 2^1 + 2^0)} \right) \times 32 \text{ bits}$$

$$\frac{95 \times 5}{100} + \frac{5}{100} (5 + 10 + 10)$$

$$25.5 \text{ ns}$$

No. of words = $\frac{\text{Size of block} = 128 \text{ bytes}}{\text{Size of words} = 32 \text{ bytes}} = 4$

1st words $\rightarrow 100 \text{ ns}$
2nd words $\rightarrow 10 \text{ ns}$
3rd words $\rightarrow 10 \text{ ns}$
4th words $\rightarrow 10 \text{ ns}$

$$= \frac{95 \times 5}{100} + \frac{5}{100} (5 + 4 \times 10)$$

$$= 25.75 \text{ ns}$$

Q) Valid, Invalid Bit

When system is ON (initially)

Set Valid & Invalid Bit

= 0 (in cache)

\hookrightarrow Invalid

When data is fetched in CM, change Valid & Invalid Bit = 1

Dynamic Memory

Capacitor

which can store garbage values (Invalid data)

$32 \text{ KB} = 2^{15} = 2^7 \times 2^8$
 $2^7 = 128$ (Index)
 $2^8 = 256$ (Set)

Q1) How many bits of storage are reqd. for the tag array of 32 KB 4 way set Associative cache. Assume that cache no write back. System uses 32 bit physical add^r and memory word block of 256 words.

Sol: $32 \text{ KB} = 2^{15}$ bits
 4 way set
 Set No. 13 bits
 Index 7 bits

(a) PA 32 bits
 Tag 13 bits
 Index 7 bits

(b) Size of Tag field per cache block.
 (c) How many add^r bits are reqd. to find the right offset within a cache block.
 (d) What is the total amt. of extra memory (in bytes) reqd. for the Tag array.

Sol: $32 \text{ KB} = 2^{15}$ bits
 4 way set
 Set No. 13 bits
 Index 7 bits

(a) $13 + 1 + 1 = 21$ bits
 Dirty valid/invalid

(b) Block size = 256 words
 No. of blocks = $8 \text{ K} = 32$
 256

(c) Index 13 bits
 Set No. 5 bits
 Line No. 4 bits

(d) No. of blocks = 32
 No. of sets = 4
 Tag Array Size = $32 \times 4 \times 16$ bits = 2048 bits = 256 bytes

Q2) A CPU has 25 32 bit memory add^r and 256 KB cache memory. The CM is organized as 4 way set associative cache with block size of 16 bytes.
 (a) Calculate the no. of sets in a cache.

Sol: $256 \text{ KB} = 2^{18}$ bytes
 4 way set
 Set No. 13 bits
 Index 7 bits

(a) $13 + 1 + 1 = 21$ bits
 Dirty valid/invalid

(b) Block size = 16 bytes
 No. of blocks = 16384
 No. of sets = 4096

(c) Tag Array Size = $4096 \times 4 \times 16$ bits = 262144 bits = 32768 bytes

Q3) Access time of CM is 100 ns & for MM it is 1000 ns. It is estimated that 80% of memory request for Read operation & 20% for write. The hit ratio for read access only 0.9. A write through procedure is used.
 (a) Avg. Access Time of the system considering only memory access.

Sol: $100 \text{ ns} \times 0.8 \times 0.9 + 1000 \text{ ns} \times 0.2 \times 0.1 + 100 \text{ ns} \times 0.2 \times 0.9$

1b) Avg. Access Time for both read & write access.
 Sol: (a) What is the hit ratio taking into consideration the write cycle.

$$\text{Sol: (a)} \quad 0.9 \times 100 + 0.1 (100 + 1000) = 90 + 110 = 200 \text{ ns}$$

$$(b) \quad 0.8 \times 0.9 \times 200 + 0.2 (1000) = 160 + 200 = 360 \text{ ns}$$

$$\text{Hit Ratio} = \frac{0.8 \times 0.9}{0.8 \times 0.9 + 0.2} = \frac{0.72}{0.72 + 0.2} = 72\%$$

Hit Ratio of only write cycle = 0

Q) For a set Associative Cache org. The parameters are as follows.

- $T_c \rightarrow$ cache access time
- $T_m \rightarrow$ memory access time
- $L \rightarrow$ No. of sets
- $B \rightarrow$ Block size
- $K \times B \rightarrow$ set size

Calculate hit ratio for a loop executed 100 times where the size of the loop is Loop Size = $N \times B$

16.01.2022
 February Wednesday

and $N = K \times M$ is non negative integers

Let: Loop consists of N blocks of B block size

No. of blocks per set = $\frac{\text{set size}}{\text{Block size}} = \frac{K \times B}{B} = K$

$\therefore K$ set Associative cache.

Size of loop = $N \times B = K \times M \times B$

Size of cache = Set size \times No. of sets = $K \times B \times L$

$1 \leq M \leq L$

Size of loop \leq Size of cache

1st Time get maps for next iterations

All misses $N \times B$ blocks but not hit.

(All N misses) $100 - 1 = 99$ iterations

$$\therefore \text{Access Time} = \frac{N}{100N} (T_c + T_m) + \frac{99}{100N} T_c$$

$$= \frac{N \times B - N}{100N} + \frac{99N}{100N}$$

$$\text{Total hit accesses in loop} = \frac{N \times B - N}{100N}$$



$$\text{After that All hit} = \frac{99N \times B}{100N}$$

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{Total No. of Accesses}} = \frac{100NB - N}{100NB}$$

$$\Rightarrow \text{Hit Ratio} = 1 - \frac{1}{100B}$$

$$\text{First Miss} = \text{compulsory miss (Initial, when memory is empty) or first time access}$$


- Types of Misses:
- 1) Compulsory Miss
 - 2) Capacity Miss
 - 3) Conflict Miss




A program executes 10 blocks ($= 10^6$) memory references when run on a system containing particular cache. The cache has a miss rate of 7% of which 1/4 are compulsory misses, 1/8 are Capacity Misses & 1/8 are Conflict Misses.

(a) If the only change you are allowed to make to the cache is to increase the associativity. What is the max. no. of misses that you can hope to eliminate?

(b) If you are allowed to both increase the cache size & increase the associativity. What is the max. no. of misses that you can hope to eliminate?



Fully Associative:
Conflict Miss = 0




CPU (Central Processing Unit)
We have basically 3 categories of computing

- 1) Single Accumulator org.
- 2) General Register org.
- 3) Stack org.


Different categories of Register:

- 1) which stores the address
- 2) " " data
- 3) " " instruction
- 4) " " i/p o/p order



Type of Registers

Register Symbol	No. of bits (length of reg.)	Register Name	Function
① DR	16 bits (2 bytes word)	Data Register	Hold the memory operand
② AR	12 bits (4K size)	Address Register	Holds the address of the memory
③ AC	16 bits	Accumulator	Processor Register
④ IR	16 bits (2 bytes instr.)	Instruction Register	Holds instruction code
⑤ PC	12 bits	Program Counter	Holds the address of the instr. to be executed
⑥ TR	16 bits	Temporary Register	Holds the temp. data
⑦ INPR	8 bits	I/P Register	Holds i/p character
⑧ OUPR	8 bits	O/P Register	Holds o/p character



Perform the operations on 2 variables & stores it in Register

OPR 3 SEL A 3 SEL B 3 SEL D 3


ALU x at a time only one value

= 12 bits control words.

Multiplexer

Single bit can be transferred but here 16 bits


Use 16




Type of Operands :- (4 major)

1. Register operands :- operand is in register
2. Memory address operands :- address where the final part is stored


Effective add^r → add^r where we will get final operand.



3. Memory address indirect operand :-




4. Immediate operand :-




Type of Operations :-

1. Arithmetic & Logical operations relations
 - 0 add^r → Stack
 - 1 add^r → Accumulator
 - 2 add^r → Register

2. Data transfer operations :-



3. $X = (A+B) * (C+D)$
Solve using 0 add^r, 1 add^r, 2 add^r



1 add^r 2 add^r

LOAD A] A+B
ADD B	
STORE R	
LOAD C] C+D
ADD D	
STORE] (A+B) * (C+D)
MUL R	
STORE X	

09.09.2003
Friday

Date: / / Page no:

2 Addr	MOV R ₁ A	$R_1 = R_1 + A$
	ADD R ₁ B	
	MOV R ₂ C	
	ADD R ₂ D	$R_2 = R_2 + D$
	MUL R ₁ R ₂	$R_1 \times R_2 = (A+B) \times (C+D)$
	MOV X R ₁	

3 Addr	ADD R ₁ A B	$R_1 = A + B$
	ADD R ₂ C D	$R_2 = C + D$
	MUL X R ₁ R ₂	$X = R_1 \times R_2$ $= (A+B) \times (C+D)$

(i) Addressing Mode :-

① Implied Mode: In case of Implied mode operands are specified implicitly in the defⁿ of the instruction. So, here there is no need of effective address.

eg. 0 addr mode (Tap)
Complement of the Accumulator (No addr required)
(unary operation) \rightarrow only opcode is required.

② Immediate Mode: In case of this operand is directly in instruction ('eff. addr' = instruction)
eg. constant value

length of register addr < length of memory addr

Direct & Indirect

Register direct	✓	(Register Mode) ✓
indirect	✓	
Memory direct		(direct) ✓
indirect		(indirect) ✓

③ Register addr:
eff. addr = ad1

④ Indirect addr:
eff. addr = ad1

⑤ Direct:
eff. addr = ad1

⑥ Indirect:
eff. addr = ad1

⑦ Relative Addressing mode: (Branch & Jump)
This mode uses for branch type of instruction.
 $PC + \text{relative dist}^n$
 $R_1 = \text{Program Counter}$
 $\text{EA} = PC + \text{offset}$

⑧ Memory direct:
eff. addr = ad1

⑨ Memory indirect:
eff. addr = ad1

⑩ Register indirect:
eff. addr = ad1

⑪ Register indirect with displacement:
eff. addr = ad1

⑫ Relative:
eff. addr = ad1

⑬ Base register:
eff. addr = ad1

⑭ Base register with displacement:
eff. addr = ad1

⑮ Base register with index register:
eff. addr = ad1


⑯ Base register with index register and displacement:
eff. addr = ad1

⑰ Base register with index register and scale factor:
eff. addr = ad1

⑱ Base register with index register and scale factor and displacement:
eff. addr = ad1

⑲ Base register with index register and scale factor and displacement and segment register:
eff. addr = ad1


⑳ Base register with index register and scale factor and displacement and segment register and offset:
eff. addr = ad1



Indirect Addr mode :- (array)
 Index Register = R_i
 ① → Base Value (fin)
 ② → Index (variable)
 Get particular addr

Base Register Addressing mode :- used in calculation of program during execution
 R_i = Base Register
 ① → mem No. (fin/offset) (+fin)
 ② → Base addr of Block (variable)
 fin = Base Register within memory


- Q. An instruction is stored at the location 300 with its addr field at location 301. The addr field has the value 400. A processor register R_i contains the number 200. Evaluate the effective addr of the instruction as
 (i) Direct (ii) Immediate (iii) Relative (iv) Register indirect
 (v) indexed with R_i as index register



08.02.2023
 Wednesday

Term = 2nd Page No. = 2⁵⁰

A 2 word instrⁿ is stored at the memory location at an address designated by symbol W. The addr field of the instrⁿ (stored at W+1) is designated by symbol Y. The operand used during execution of instrⁿ is stored at an addr symbolized by Z. An index register contains the value 'n'. State how Z is calculated from the other addresses if the addressing mode of the instruction is
 (i) Direct (ii) Indirect (iii) Relative (iv) Indexed.



Q. A relative mode branch type of instruction is stored in memory at an address equivalent to decimal 750. The branch is made to an address decimal 500.

- (i) What should be the address of field of the instruction (in decimal)
 (ii) Determine the relative addr value in binary using 12 bits in 2's complement form.
 (iii) Determine the binary value in PC after the fetch phase & calculate the binary value of 500. Then show

```

mov    ri    rj
LD     rj    M(i)
ST     M(i)    rj

```

51

Jump	(No operation Performed)
JOP	(Branch on equality)
BEQ	(Branch on no equality)
BNE	(Branch on greater)
BGT	(Branch less than)
BLT	(Branch Greater Equality)
BGE	
BLE	

32 bits 256 operations
↓ ↘ 8 bits
word size
↪ single word
Can contain
4 instructions

add
O Add^r instruction
↳ only operand
[no operand.
↳ 8 bits
1 instructions

2 add^r mode

3 add r mod

8 bits 8 bits 8 bits
of code 4 4

12 20 bits

1 word = 2 instructions

1 word can hold
1 instruction
(increasing operation)
(20 bit opcode)

Variable length instructions