


16.02.2023
Thursday

Date: / / Page no:

COMPUTER PERFORMANCE

Quantitative (Measured) Analysis
[Matrix are required]



For measuring the performance of any comp. on the basis of its architectural design, quantitative measures are required -

- ① Time
- ② Throughput

(I) Time (unit: s) min.

(i) Execution Time (CPU is required)

IO bound instruction (If I/O are required)

(ii) Response Time [majority]

(iii) Latency

ET: Time required by CPU to execute a job. $T(CPU)$

$$T(CPU) + T(I/O) = ET \quad \text{to execute a job.}$$

RT: Content Switching betⁿ CPU & I/O change.

$$T(CPU) + T(I/O) + T(context) = RT$$

User initiates

terminates

RT

waiting time
[some device is busy]

content switching

[CPU ↔ I/O]

fetching time

performed by

OS [group of instructions to maintain system]

L:

Latency of CPU → $T(CPU)$ to do job

L (memory) → $T(memory)$ to do job

L (Instruction) → Time required to execute a instruction

READ

WRITE

Consider avg. access time of memory per inst.

Unit of all → (s, min, hours)

(II) Throughput (unit: per second) · per minute

Rate at which job is executed.

ex. : 2 job per min.

TP: Throughput

Performance $\propto \frac{1}{\text{Time}}$ \propto Throughput

Sim # A B A is faster than B

P: Performance

$$P(A) = n P(B)$$

$n > 1$ faster
 $n < 1$ slower
 $n = 1$ equal

$$[\text{Performance}(X) = P(X)]$$

$$P(A) = n P(B)$$

$$n = \frac{P(A)}{P(B)} = \frac{ET(A)}{ET(B)} = \frac{TP(B)}{TP(A)}$$

$$A \rightarrow 20s$$

$$B \rightarrow 25s$$

$$t_A = 20s$$

$$t_B = 25s$$

$$n = \frac{20}{25} = 0.8 = \frac{P_B}{P_A} \Rightarrow P_B = 0.8 P_A$$

P_B is slower

Ans: P_A is faster 5 times than B

Plane	Speed (mph)	Range (miles)	Passenger capacity
Airbus-A	610	4150	470
Airbus-B	1350	4000	132

$$t_A = 6.84h$$

$$t_B = 2.96h$$

$$\frac{P(B)}{P(A)} = \frac{TP(B)}{TP(A)} = 2.213$$

$$P(B) = 2.2 P(A)$$

Job: miles

see unit

miles per hour

if only speed is considered

$$\frac{P(B)}{P(A)} = \frac{TP(B)}{TP(A)} = \frac{TP(B) \times TP(A)}{TP(A) \times TP(B)} = \frac{610 \times 470}{1350 \times 132} = 1.60$$

Range: Fuel Refuelling Time (Overhead)
But then too A > B (Range)

Compare the perf. for execution a job for different scenarios. (RT, TP)

① upgrade a machine with new processor having faster clock.

Sol: faster CPU \rightarrow faster processor
clk. faster \rightarrow RT \downarrow sec (ET \downarrow sec)
 \rightarrow TP \uparrow sec

② multiprogramming environment.

Job 1 Job 2 Job 3
content switching \downarrow busy CPU
waiting time of CPU \downarrow sec
No work for CPU
content switching \uparrow sec.
 $T(\text{waiting}) > T(\text{switching})$
 \downarrow sec \uparrow sec
 $\therefore T \downarrow$

③ multiple computers

(multiple jobs)

TP \uparrow sec

RT \downarrow sec

cost \uparrow sec

(each will do work individually)
wst no perf. is not good
[multiprogramming is good]

④ No. of processors are added.

TP \uparrow sec

waiting time \uparrow sec \rightarrow if no job
content switching \uparrow sec \downarrow sec

RT \downarrow sec

CPU waiting time \downarrow
RT

TP \uparrow sec
content switching

execution time

CPU Time: Time required to execute a program.

Unit: program per unit time

multiple instructions per unit time

No. of cycles required to per instructions program per unit time.

100 cycles (for program) cycle time: 10 s
duration of cycle

Time = 100 cycles / 10 s/cycle = 1000 s/program

CPU Time = No. of cycles × cycle Time

Unit: cycles/program s/cycle

instructions per program × cycles per instruction (CPI) → standard term

If rate is given

CPU Time = No. of cycles / cycle Rate → Execution Rate

Clock Rate = 1 / Cycle Time

Same type of operation

Then compare

Task: Program

instructions of same type

Time to execute a program

→ used to compare

13.02.2023

fetching time → depends on memory also along with CPU

In single operation if we can take program memory is 1 latency

In n operation → n latency

for (CPU Time)⁻¹ = Throughput
unit = programs/time

cycle? → Basis of clock inside computer.

CPU Time = No. of instructions per program × cycles per instruction × cycle time

→ CPU Time = Instruction Count × CPI × cycle Time

if cycle Time ↓
CPI ↑ for same instruction count
and vice versa

Cycle Time ∝ 1 / CPI ∝ 1 / Clock Rate

Can instruction count be changed?

Yes, if comp supports diff. instruction set architecture.

1 addⁿ 3 addⁿ

For job: N(Instn(1 addⁿ)) > N(Instn(3 addⁿ))

for 1 instruction Time(1 addⁿ) < Time(3 addⁿ)

Performance ∝ 1 / CPU Time ∝ Throughput

$$\text{Average CPI} = \sum_{i=1}^n (\text{CPI}_i)_{\text{th instruction}} \times P(i_{\text{th instruction}})$$

CPI of i_{th} instruction Probability of i_{th} instruction

Operation	A_i	CPI_i	$A_i \times \text{CPI}_i$
ALU	50%	1	
Load	20%	5	2.2
Store	10%	3	
Branch	20%	2	

Q) clock rate 50 MHz find execution time for 1000 instructions if CPI for program 3.5

$$\text{CPU Time} = \frac{1000 \times 3.5}{50 \times 10^6} = 70 \times 10^{-6} = 70 \text{ ns}$$

Q) if clock rate ↑ 50 MHz → 100 MHz & other remains same.

Performance ∝ Clock Rate
 Clock Rate doubles ⇒ Performance doubles.

$$\text{CPU Time} = \frac{\text{instruction count} \times \text{CPI}}{\text{Clock Rate}}$$

Q) A comp. with 400 MHz clk. CPU executes a program in 10 s. To execute a same program in 6 s what should be the clk rate. Note that any increase in clk rate requires 1.2 times higher CPI than older one.


$$10 = \frac{\text{instr.} \times 1.2 \times \text{CPI}}{400 \text{ MHz}}$$

$$6 = \frac{\text{instr.} \times 1.2 \times \text{CPI}}{y}$$

$$\frac{10}{6} = \frac{400 + y}{y}$$

$$800 = y + 400 \Rightarrow y = 400$$

New Clock Rate = 800 MHz



Unit = MIPS → million instructions per second.

[Clock Rate in MHz] MIPS higher → good machine

NOTE:

① Execution Time is the only factor that can compare 2 systems

② No. of instruction count → can't compare, only CPI should be given

③ No. of cycles on diff. machine Then it depends on clock rate.

22.06.2023
Wednesday

Date: / / Page no:

④ No. of cycles per second → Architecture depends "No. of cycles"

⑤ No. of cycles × cycle time = constant
even though individually differ
then the performance same

⑥ 2 machine having same instruction set architecture

Machine A	Machine B
clock cycle = 10 ns	20 ns
CPI = 2	1.2

compare their performance

$$\frac{P_A}{P_B} = \frac{(IPC)_A \times (CPI)_B}{(IPC)_B \times (CPI)_A}$$

$$P \propto \frac{1}{CPI \times \text{cycle time}}$$

$$P_A = 1.2 P_B$$

⑦ 2 computers are tested for 100 MHz machines with these class of instruction
A (1 cycle) B (2 cycle) C (3 cycle)
compilers 1: 5M: A (No. of instructions: of type A)
1M: B 1M: C

Compiler 2: 10M: A 1M: B 1M: C
Calculate execution rate of 2 in mips
Execution = IPC × Clock Rate
Rate 100 MHz

average IPC
(3 types of instructions)

1: $CPI_A = 1$ $CPI_B = 2$ $CPI_C = 3$
(3 million)

$$(CPI)_1 = \frac{5 \times 1 + 1 \times 2 + 1 \times 3}{7} = \frac{10}{7}$$

$$\Rightarrow IPC = \frac{1}{CPI}$$

mips are easy to compute but not true indicator

Date: Page no:

$$(Execution\ rate)_A = (IPC)_A \times (clock\ rate)_A$$

$$= 0.7 \times 100 = 70\ mips$$


$$(ER)_B = (IPC)_B \times (clock\ rate)_B$$

$$= 0.8 \times 100 = 80\ mips$$

Not a true indicator

Pentium 200 MHz < Pentium Pro 150 MHz

Reason: memory op. takes less time I/O operation



But problem: different types of activities.

graphics computer Normal computer

Job A Graphics type faster slower [unfair]

A program which does all kind of operations
We need "Computer Benchmark"

Standard programs to evaluate computer performance on different program.

if developed by company then it can be biased for that company

SPEC → develops computer benchmark. Set of programs

Comp. benchmarks are used to test the performance of a different machines

② Benchmark is a program or set of program used to evaluate the comp performance.

③ It tests performance of a computer extensively not only to test some particular features.

④ Who writes the Bench mark?

① Small Benchmarks can be easily written by computer vendor (Designers) but they can be biased for their machine

② SPEC (System Performance Evaluation Cooperative)

It is consortium developed in mid of 90s to bring the common platform to deal with issues of computer performance.

It's not only a single programs but group of programs which are not written in any specific assembly language because in that case it can be biased.

③ Comp. have agreed on a set of real programs & input.


④ These programs are written in high level language. So it is a valuable indicator of H/W and S/W performance.

⑤ Someone can design its machine instructions supported to benchmark programs and can still be biased since we are using set of programs so chances are less to be biased.

Speed up of the system

$$\text{Speed up} = \frac{\text{Older execution time of A}}{\text{Newer execution time of A}} = \frac{\text{Perf. new}}{\text{Perf. old}}$$

for single machine



Speed up twice \Rightarrow execution time halved

Speed up for the portion of program & not for whole (Others same)

New execution time = $ET(\text{new})$

$$ET(\text{new}) = ET(\text{old}) \times \left[(1 - \text{Fraction Enhanced}) + \frac{\text{Fraction Enhanced}}{\text{Speedup Enhanced}} \right]$$

$$\frac{1}{2} + \frac{1}{2n} = \frac{2}{(1+n)}$$

If speedup is achieved for 50% for program

then max Speedup = 2 (twice) for complete program (Total SU enhanced = 2)

Fractional Enhanced \rightarrow major part in increasing SU on whole \Rightarrow $SU = SU_{\text{enhanced}}$

③ A prog. runs in 100s on a machine with 80% reusable for 80%. How much we have to improve the SU (multiplication) if we want the program to run 4 times faster

$$SU = 4 = \frac{1}{(1-0.8) + 0.8 \cdot SU_{\text{enhanced}}} \Rightarrow 4 = \frac{1}{0.2 + 0.8 \cdot SU_{\text{enhanced}}} \Rightarrow 0.8 \cdot SU_{\text{enhanced}} = 0.21$$

16 time

$$y = \frac{1}{0.2 + \frac{0.8}{2}} \Rightarrow 0.2 + \frac{0.8}{2} = 0.25$$

$$\frac{0.8}{2} = 0.05 \Rightarrow 2n = 8.05$$

$$= 16 \quad 0.05$$

How about making it 5 times faster

$$0.2 + \frac{0.8}{2} = \frac{1}{5} \Rightarrow x = 20$$

Suppose we changed a machine making all floating pt. instruction runs 5 times faster. If the execution time for some benchmark before enhancement is 10s. What will be the speed up if half of 10s is spent executing floating pt. instruction

$$\text{Speed up} = \frac{1}{\frac{1}{2} + \frac{1}{2} \times \frac{1}{5}} = \frac{1}{\frac{1}{2} + \frac{1}{10}} = \frac{1}{\frac{6}{10}} = \frac{10}{6} = \frac{5}{3}$$

$$SU = 1.67$$

Date: / / Page no:

23.02.2023
Wednesday
Thursday

MICRO-OPERATION

operations performed on the data stored in Registers

- (i) Register transfer
- (ii) Arithmetic
- (iii) Logical
- (iv) Shift

$R_1 \leftarrow R_2$
transfer content R_2 into R_1

(i) Register transfer:-

$$R_1 \leftarrow R_2$$

The statement represents the transfer of the content of Register R_2 into Register R_1

Control Functions

A statement that specify a register transfer implies that circuits are available from the o/p of the src. register to the i/p of the dest. register.

Normally, we want the transfer only under a pre-determined control conditions. This can be shown by "if then" statement. (conditional operator)

en if (P=1) then $R_1 \leftarrow R_2$

Control function



Symbolically $P: R_1 \leftarrow R_2$

goto statement
"interrupt"
(change the execution stream)


CPU \rightarrow ALU

Data is stored in memory (Registers)

Enumerated type



Bus designing [Bus → to reduce time complexity to transfer data
Data bus
Address bus
Control Selection



(AND, OR, NOT) ← transfer symbol
If multiple statements depend on p
P: R1 ← R2, R3 ← R4
← comma → multiple statements
current is transferring

(H) (L)
7 6 5 4 3 2 1 0
High Low
R1
8 bits
Half low = 4 bits = 1 nibble

(ii) Arithmetic micro-operations

In Register transfer micro operation does not change the information content when the binary information transfer from the src register to the dest. register.
In other three types of micro operations change the information content during the transfer.

Microoperations are done sequentially
once update we can't get back the data

R1 ← R1 + R2
R1 ← R1 - R2
R1 = 2, R2 = 3, R3 = 6, R1 = 5
115 - 6 = -1
Updated as sequential stmt.

The basic Arithmetic micro operation are

- ① Addition
 - ② Subtraction
 - ③ Increment & Decrement
- 2 bit addition → Half Adder
3 bit → Full Adder
- ① $R_1 \leftarrow R_1 + R_2$
② $R_1 \leftarrow R_1 - R_2$
③ $R_1 \leftarrow R_1 + 1$ (Increment)
 $R_1 \leftarrow R_1 - 1$ (Decrement)
 $R_1 + 1 + 1 = R_1 + 2$
 $R_1 + 0 + 1 = R_1 + 1$

Equal bits
4 bits
R1
R1 + 1
R1 ← 0101 = 5 = 0101
+ 1
6 = 0110
R1 ← 0101 = 5
- 1
= 0100
R1 ← 0101 = 5
- 0001
= 0100
R1 ← R1 - 1

(iii) Logic micro-operations:-

LMO specifies binary operations for strings of bits stored in registers. These operations consider each bit of the register separately.

- $R_1 \leftarrow R_1 \vee R_2$ (OR)
 $R_1 \leftarrow R_1 \wedge R_2$ (AND)
 $R_1 \leftarrow R_1$ (NOT)
 $R_1 \leftarrow R_1 \oplus R_2$ (XOR)
 $R_1 \leftarrow R_1 \odot R_2$ (XNOR)
 Operated bit-wise
 Some special LMO (Advanced LMO)
 (a) Shift left (b) Shift right
 (c) Selective complement

24.02.2023
Friday

Date: / / Page no:

(b) Selective Clear

(iv) mask

(c) Insert

Selective Set:- selective set operation set to 1 the bits in register A where there are corresponding one (1's) in register B.

1 0 1 0 Register A (before)

1 1 0 0 Register B

1 1 1 0 Register A (after)

At 1st bit
look B's bit
if 1 then set A's bit to 1
if 0 then A's bit remains 0
→ 1 → 1

Selective Complement:- selective complement operation complements bits in A where there are corresponding 1's in B.

1 0 1 0 RA (before)

1 1 0 0 RB

0 1 1 0 RA (after)

corresponding
0 → same
1 → toggle
A

Selective Clear:- SC clear to 0 the bits in RA only where there are corresponding 1's in B.

1 0 1 0 RA (before)

1 1 0 0 RB

0 0 1 0 RA (after)

corresponding
0 → same
1 → 0

Mask operation:- MB is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding '0's' in B.

1 0 1 0 RA (before)

1 1 0 0 RB

1 0 0 0 RA (after)

0 → 0
1 → same A

Insert Operation:- I op. inserts a new values into a group of bits. This is done by first masking the bits & then ORing them with the required values.

2 operations = Mask + ORing
(Selective Set)

overflow only happens Asht

10100101
11000011 MASK
10000001 OR
10010101
10010101

Want to make

11110010

RA: 10100010

00001111

RA: 00000010

11110000

RA: 11110010

Masking
Left bits change to 0
if 0 zero
if 1 set 1
Total bits changes do changes (same) else 0

Shift Microoperation:

Shift Map is used for serial transfer of data. The contents of a register can be shifted to the left or the right. There are 3 types of Shift Map:-

(a) Logical (b) Circular (c) Arithmetic

Logical

Left & Right

$R_1 \leftarrow \text{shl } R_1$ discard 0 1 0 0, insert 0
logical left shift
top 4 bits 0 insert

If nothing to shift
shift left 1 bit only
else do as it is

$R_1 \leftarrow \text{shr } R_1$

insert 0 1 0 1 (discard)

(b) Circular

$R_1 \leftarrow \text{cil } R_1$

cil

cir

$R_1 \leftarrow \text{cir } R_1$

1 1 1 1 0

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

0 1 1 1

memory R_{reg}

Date: / / Page no:

Overflow condⁿ

R_{reg} 10 10
~~1 0 1~~ disc

only happens in ASHL

R₁ ← ASHL R₁

Arithmetic

1 0 1 0
 1 1 0 1 disc

keep MSB (Signed bit as it is) others shift.

∴ In this no overflow condⁿ

① NOTE: ASHL multiplies a signed binary number by 2
 ASHR divides a signed binary number by 2

②