

- Silber shetzg Chalvin

Operating System

- OS a concept based approach by DM Dhamdhere
- OS by william stalling.


- OS is a prog. use to execute other prog. efficiently & conveniently.
- OS act as a interface b/w user & hardware
- Turnaround time \Rightarrow Is the time elapsed since submission to job is done.

Types of OS \rightarrow


- batch processing OS \rightarrow In this user submit job to comp. operator, now comp. operator group this jobs to form a batch.
 - There is 1 special prog. batch monitor prog. in comp. (RAM)
 - operator submit batch with control info in comp. to initiate execution of 1st job.
 - initiate main assign address to prog. counter
 - Sequencing is done by batch prog
 - Overall turnaround time reduces.
- In batch processing user submit their job to computer operator. comp. operator will then grp these job to group in batch
 - this batch of job is submit to comp with some other control info.
 - There is a resident prog called as batch monitor prog that always stays in the computer system.
 - This batch monitor prog. initiates execution of 1st job. when this job terminates, control branches back to batch monitor prog.
 - batch monitor prog will then initiate job
 - The main obj. of batch monitor system is automating seq.
 - Adv \rightarrow Reduce turnaround time.
- Theoretically a prog. start & end with CPU burst.

(Automated sequences)

Uni program →



- At any instance of time only 1 program progresses
- After completion of 1st another can execute
- In uni programming there may be multiple prog in main memory. OS select some program to execute over CPU only after termination of this prog can another prog. executes
- For ex. consider 2 prog P1 & P2 having following execution trace



$$\text{Turnaround time } P1 = 450$$

$$-----||----- P2 = 870$$

$$\text{Avg turnaround time} = \frac{P1 + P2}{2} = \frac{450 + 870}{2} = 660$$

- CPU utilization is the fraction of time CPU is utilized i.e total CPU time / total turnaround time.

$$\text{CPU utilization} = \frac{420}{870} = 0.482$$

- I/O utilization = fraction of time I/O utilized

$$I/O \text{ ut.} = 51.8\%$$

- Throughput is no of prog completed per unit time

$$\text{Throughput} = \frac{2}{870} \text{ prog/millisecond}$$

$$= \frac{2000}{870} \text{ prog/sec} = 2.2 \text{ prog/sec}$$

$$= \text{i.e } 2 \text{ prog/sec}$$

- progress coefficient - It is a fraction of time a prog progresses

$$\text{Prog. coeff (P1)} = \frac{1}{870} \text{ (After 450 P1 ends)}$$


$$\text{Prog. coeff (P2)} = \frac{420}{870}$$

Multiprogramming →

- In multiprog. there may be multiple prog in main memory but generally multiple prog reside in main memory.
- I/O - I/O may overlap CPU - I/O overlap
- Unless stated we have to make maximum overlap.
- In multiprogramming there may be multiple prog in the main memory operating system selects some prog. to execute over CPU (depending on CPU scheduling algorithm).
- As long as this prog performs CPU burst, CPU will be allocated to the prog. but when it wishes to perform I/O activity, CPU will be allocated to some other prog which requires it if any
- In short overlap of CPU act or I/O act. & overlap of I/O & I/O act. or both.

E	Prog.	CPU	I/O	CPU
	P1	100	300	50
	P2	70	150	200

Assume first come first serve \rightarrow



- By this total turnaround time \downarrow , CPU utilization increase

$$\text{CPU utilization (in %)} = \frac{420}{570} \times 100 = 73.6\%$$

$$\text{I/O utilization (in %)} = \frac{300}{570} \times 100 = 52.6\%$$

$$\text{CPU ideal time (in %)} = \frac{150}{570} \times 100 = 26.4\%$$

$$\text{throughput} = \frac{2}{570} \times 100 \frac{\text{prog}}{\text{sec}} = \left[\frac{200}{57} \right] \text{ prog/sec}$$
$$= 3 \text{ prog/sec}$$

$$\text{prog. coff (P1)} = \frac{450}{570}$$


$$\text{prog. coff (P2)} = \frac{420}{520}$$

- Time Sharing \rightarrow
- Time sharing is extension of multiprogramming
- There is predefined value of time known as time quantum or time slice. (time quantum is defined by OS designed)
- A process stops either if CPU burst end or time quantum finishes if once a process is selected over CPU to be process
- Then next process is selected for execution over CPU.

Ex-	Prog.	CPU	I/O	CPU (in ms)
	P1	100	300	50
	P2	70	150	200

$$TQ = 20\text{ms}$$

Let P1 first.



$$\text{CPU utilization} = \frac{\text{CPU time}}{\text{Total time}} = \frac{100 + 100 + 70}{550} = 76.3\%$$


- CPU utilization might ↑, ↓ or remain const compared to multi prog.
- Main aim of multiprogramming is to get fair response time.
- Response time is time elapsed since submission of prog till its first response appear excluding the time it takes to generate the response response → I/O

- Q. Consider following set of processes assume to be arrived at time 0 & in order, following is the execution trace for these processes all the calculate CPU utilization, I/O utilization and throughput for
- i) Uniprogramming
 - ii) Multiprogramming
 - iii) Time sharing
- $TQ = 10\text{m-sec}$
- | Process | CPU | I/O | CPU |
|---------|-----|-----|-----|
| P1 | 70 | 100 | 30 |
| P2 | 25 | 200 | 55 |

$$\text{(i) CPU vt.} = \frac{180}{480}$$

$$\text{I/O vt.} = \frac{300}{480}$$


$$\text{throughput} = \frac{2}{480} \times 1000$$



$$\text{CPU Ut.} = \frac{70 + 25 + 30 + 55}{350} = \frac{180}{350}$$

$$\text{I/O Ut.} = \frac{225}{350}$$

$$\text{Throughput} = \frac{2}{350} \times 1000$$



$$\text{CPU Ut.} = \frac{180}{310}$$

$$\text{Throughput} = \frac{2}{310} \times 1000$$

$$\text{I/O Ut.} = \frac{200}{310}$$

- Q. Consider 3 clocks Job1, Job2, Job3 assumed to be arrived at $t=0$ initially in order following are attribute of these jobs

Attribute	Job1	Job2	Job3
Type of Job	Heavy compute	Heavy I/O	Heavy I/O
Duration	10 min	5 min	15 min
Need printer	No	Yes	No
Need disk	No	No	Yes
Memory	150KB	200KB	100KB

Calculate CPU utilization, I/O utilization, Printer utilization, disk utilization, memory utilization.

$$- \quad \text{CPU} = \frac{10}{30}$$

$$\text{I/O} = \frac{20}{30}$$

$$\text{Printer} = \frac{5}{30}$$

$$\text{disk} = \frac{15}{30}$$

$$\text{Memory} = \frac{150 + 200 + 100}{3 (1000)} \rightarrow \text{Given}$$

Multiprog

- P1: 450 / 1000

P2: 300 / 1000


P3: 100 / 1000

$$\text{Avg no.} = \frac{850}{1000} \times \frac{1}{3}$$


Process →

- Every info (file) is stored in secondary storage disk.
- When we compile a file a executable file is developed in secondary storage disk
- Executable file is of lower level lang. corresponding to high level lang. known as assembly level instruction
- Apart from this it contain some predefine header statement about exe itself which is later on needed to execute
- While we execute this prog. a process corresponding to the prog. is being formed & is initially stored in disk itself.
- The process contains 4 section namely
 - ① Code ② Data ③ Heap ④ Stack

- Code contain all machine level instr.
- Size of code = $n * y * z$ (Assuming HLL \downarrow \downarrow \downarrow uniform storage)
- Data section will be storing static & global variable.
- Both code section & data section is compile time constant.
- At the time of compilation storage is provided to code & data section
- Heap & stack are not compile time constant, actual space will be consumed at runtime.
- These two section grow at runtime toward each other
- Heap section is used to store dynamically allocated variable
- Stack contain info. about local variable of the program former parameter and some other information.



Q. Consider a multiprog. operating system having 4 processes where each process spends 40% of time in I/O utilization, calculate effective CPU utilization?




$$\text{CPU utilization} = \frac{240}{240} = 1$$

- Nothing given ∴ Max overlap.
- This is wrong

$$\text{Prob of all I/O together} = (0.4)^4$$

$$\therefore \text{prob. of CPU utilization} = 1 - (0.4)^4 = 0.976 \text{ i.e } 97.6\%$$




Magnetic disk
- slow but large

RAM
- Fast
- Relatively small size

- Larger the storage it is slower


OS → Resident → Kernel
OS → Transient → Come & go

- If state of process is New(N) it mean process is created but yet to load in main memory
- Among these 'N' process which process is to select we use scheduling.




- The process that are loaded in memory their state will become ready & pointer changes
- The process in ready state are waiting for CPU
- depending of CPU scheduling 1 process from ready queue is selected by CPU to execute.
- The process which is scheduled by CPU should move out from ready queue
- Only 1 process will be in running state on CPU
- The process running is performing CPU burst after that it need to perform I/O burst, for this process comes under waiting state and it will be waiting in waiting queue
- Two cond? when state = blocked \rightarrow doing I/O, waiting for I/O
- At this time scheduler will invoke & select another process from ready-queue to run over CPU
- Now when prev process complete I/O it will join ready queue to use CPU again at last position
- When all I/O & CPU burst are over then it state change from running to exit.
- Exit state is important for garbage collection

- In time sharing if process is preempted process state again go to ready state




- If ① & ② occur simultaneously then who will join ready queue first ??
- We can go with P4, the last CPU process for it arrive earlier.
- New → process is created yet to brought in main memory



- OS say why to keep a process performing I/O in main memory (very fast) & I/O are slow ∴ OS swap process in blocked state back to disk
- This way more memory is available for CPU ∴ CPU utilization may increase.
- Degree of multiprogramming = No. of prog. of main memory
- After swapping state of program trans. back to disk will change its state to blocked/suspended
- After performing I/O state will change to ready suspend as it

directly can't placed in ready state



- When a high priority process complete I/O in Blocked/suspend & need to run immediately then it directly move to ready state & it swap out a low priority process from ready state to ready suspend state.

Short term scheduling / CPU scheduling →

- There may be several process in ready queue (RQ), CPU scheduling governs the way, the process is being selected from RQ & fundamental CPU scheduling algorithm are -

1. FCFS → First come First serve → Non preemptive
2. SJF → Shortest Job first → Non preemptive
3. SRTF → Shortest Remaining Time first → SJF with pre-emptive
4. Priority Scheduling → Non Pre-emptive
5. Pre-emptive priority scheduling → Preemptive
6. Round-Robin Scheduling. → Always preemptive (FCFS with preemption)
7. Multilevel queue scheduling
8. Multilevel feedback queue scheduling

- Non preemptive cpu schedule algo. CPU scheduler is invoked under 2 condⁿ
 - ①. When a process wish to perform I/O operation & therefore a CPU scheduler is invoked to select next new process
 - ②. When a process is terminate then CPU scheduler is invoked to select next new process.
- In preemptive CPU schedule algo CPU scheduler is invoked under 3 condⁿ
 - ①. When a process wish to perform I/O operation & therefore a CPU scheduler is invoked to select next new process
 - ②. When a process is terminate then CPU scheduler is invoked to select next new process
 - ③. When a process is preempted then CPU scheduler is invoked to schedule next new process

First come First serve →


- The process that arrive in ready queue first will be selected first
- New process join at tail at ready queue
- Implemented uses queue (one of possibility)
- Time comp. will be $O(1)$
- Also it is easy to implement

Example

- Consider following set of processes with given arrival time & CPU burst processes

Process	Arrival time (in ms)	CPU burst (in ms)
P1	0	12
P2	2	4
P3	3	1
P4	6	6
P5	8	2

RQ → P₁, P₂, P₃, P₄, P₅



Waiting time ??

$$P_1 = 0 - 0 = 0$$

$$P_2 = 12 - 2 = 10$$

$$P_3 = 16 - 3 = 13$$

$$P_4 = 17 - 6 = 11$$

$$P_5 = 25 - 8 = 17$$

$$\text{Avg} = \frac{49}{5} = 9.8 \text{ ms}$$

Turnaround time ??

$$P_1 = 12 - 0 = 12$$

$$P_2 = 16 - 2 = 14$$

$$P_3 = 17 - 3 = 14$$


$$P_4 = 23 - 6 = 17$$

$$P_5 = 25 - 8 = 17$$


$$\text{Avg} = \frac{74}{5} = 14.8$$

- Waiting time of process is the time elapsed by the process waiting in the ready queue for CPU
- Turnaround time is time b/wⁿ submission till its completion
- Its advantage is that it is simple to implement in term of time & space complexity.
- FCFS ensures fairness for process to get a chance
- large file if comes first and a very small file is waiting for very large amount of time , if small file is being process first then average waiting time can be reduced.

Disadvantage



$$\text{Avg waiting time} = \frac{0+100}{2} = 50$$



$$\text{Avg waiting time} = \frac{0+1}{2} = 0.5$$

- FCFS generally suffer from large average waiting time & large turnaround time.
- This effect is known as Convoy effect.
- Consider a scenario where there is a CPU bound process & following this by many I/O bound process , once a CPU bound process selected to run over CPU, it will spend large time over CPU

then during this I/O bound process waiting for it, meanwhile the I/O device are ideal, once CPU bound is over, some I/O burst will be performed & I/O will be busy follow by I/O bound start & at that time CPU will be mostly ideal this is convoy effect.

- This will cause poor resource utilization
- CPU bound \rightarrow A process having very large CPU bursts although few in number. (Process spends large time on CPU)
- I/O bound \rightarrow A process having ^{very} short CPU burst although large in number.
- For a proper CPU utilization } a good mix of CPU bound & I/O bound process

Shortest Job First \rightarrow

- Process having shortest CPU burst is selected from the ready-queue for execution over CPU
- Time complexity is more than FCFS \therefore its quite hard to implement.

$$\text{Priority} \propto \frac{1}{\text{CPU first}}$$

Process	Arrival Time	CPU burst	Turnaround time	
P1	0	12		
P2	2	4	$P1: 12-0 = 12$	$P3: 13-3 = 10$
P3	3	1	$P2: 19-2 = 17$	$P4: 25-6 = 19$
P4	6	6		$P5: 15-8 = 0.7$
P5	8	2	Avg = 13 ms	


$t=0$ - RQ \rightarrow P1



$t=12$ - RQ \rightarrow P2, P3, P4, P5



$t=13$ - RQ \rightarrow P2, P4, P5



Waiting time

$$P1: 0-0=0 \quad P3 = 12-3=9$$

$$P2: 15-2=13 \quad P4 = 19-6=13$$

$t=15$ - RQ \rightarrow P2, P4



$$P5 = 13-8=5$$

$$\text{Avg} = 8$$

t=19- RQ \rightarrow P4

P1	P3	P5	P2	P4
0	12	13	15	19

- No other scheduling algorithm can have avg. waiting time less than SJF : it is optimal algorithm
- This algorithm is used for benchmarking of other algorithm
- Idea for selection CPU burst , but CPU burst can't be computed earlier , it can only be computed once a burst run over CPU
- Also CPU burst depends on machine.

Q. Consider following set of processes & calculate avg waiting time & avg turnaround time for FCFS, SJF.

Process	Arrival time	CPU burst
P1	0	5
P2	2	7
P3	4	8
P4	20	1
P5	30	2

1. FCFS

P1	P2	P3	P4	Free	P5
0	5	12	20	21	30

Turnaround \rightarrow Complete - arrival

$$P1 \quad 5 - 0 = 5$$

$$P2 \quad 12 - 2 = 10$$

$$P3 \quad 20 - 4 = 16$$

$$P4 \quad 21 - 20 = 1$$

$$P5 \quad 32 - 30 = 2$$

Avg :-

Waiting \rightarrow begin - arrival

$$0 - 0 = 0$$

$$5 - 2 = 3$$

$$12 - 4 = 8$$

$$20 - 20 = 0$$

$$30 - 30 = 0$$


2.2

SJF is also same

Q. For given instance calculate Avg. waiting time , Avg. turnaround time
cpu utilization & I/O utilization. for FCFS , SJF

Progress	CPU	I/O	CPU
P1	70	100	30
P2	25	200	55

1. FCFS →



Turnaround

$$P1 \text{ CPU } 1 \quad 70 - 0 = 70$$

$$P1 \text{ CPU } 2 \quad 95 - 0 = 95$$

$$P2 \text{ CPU } 1 \quad 200 - 0 = 200$$

$$P2 \text{ CPU } 2 \quad 350 - 0 = 350$$

Avg:

$$143/2$$

Waiting

$$0 - 0 = 0$$

$$170 - 170 = 0$$


$$70 - 0 = 70$$

$$295 - 295 = 0$$

Job ready hai
tobhi aaye hai

35

2. SJF →



Turnaround

$$P1 \text{ CPU } 1 \quad 95 - 0$$

$$P1 \text{ CPU } 2 \quad 25 - 0$$

$$P2 \text{ CPU } 1 \quad 225 - 0$$

$$P2 \text{ CPU } 2 \quad 280 - 0$$

Waiting

$$25 - 0 = 25$$

$$195 - 195 = 0$$

$$195 - 195 = 0$$

$$225 - 225 = 0$$

Aug:

$$125/2 = 62.5$$

$$25/2 = 12.5$$

Shortest remaining time first →


- In Shortest remaining time algo., a process having shortest CPU burst is selected from ready queue mean while if there arrives a new process whose CPU burst is found to be shorter than then CPU burst of currently executing process then newly arrived process will preempt current process takes hold of CPU.

Process	Arrival time	CPU burst
P1	0	12
P2	2	4
P3	3	1
P4	6	6
P5	8	2


t=0 RQ → P1




t=2 RQ → P2




t=3 RQ → P1(10), P3(1)




t=4 RQ → P1(10), P2(3)




$t=6$ $RQ \rightarrow P1(10), P2(L), P4(6)$




$t=7$ $RQ \rightarrow P1(10), P4(6)$




$t=8$ $RQ \rightarrow P1(10), P4(5), P5(2)$




$t=10$



$t=15$ $RQ \rightarrow P1(10), P4(5)$



$t=25$ $RQ \rightarrow P1(10)$



$$\left. \begin{array}{l}
 \text{Waiting } P1: (0-0)+(15-2) = 13 \\
 P2: 2-2 + 4-3 = 1 \\
 P3: 3-3 = 0 \\
 P4: (7-6)+(10-8) = 2 \\
 P5: 8-8 = 0
 \end{array} \right\} \text{Avg} = \frac{13+1+0+2+0}{5} = 3.4$$

- It suffers from problem of starvation \rightarrow Indefinite (not ∞) waiting
- In real process keeps of coming, if we implement SRT or SJF then some large CPU burst will be in starvation.


Priority Scheduling →

- Each process assigned a value stored in process control block of corr. process
- In general high no. mean higher priority & low no. mean low priority unless stated.

Process	Arrival time	CPU burst	Priority
P1	0	12	0
P2	2	4	1
P3	3	1	2
P4	6	6	3
P5	8	2	4 (Highest)

- Select a process from Ready Queue : It is non preemptive :- process leave CPU after completion.

$t=0$ RQ \rightarrow P1(0, 12)




$t=2$ RQ \rightarrow P2(1, 4)

$t=3$ RQ \rightarrow P2(1, 4), P3(2, 1)

$t=6$ RQ \rightarrow P2(1, 4), P3(2, 1), P4(3, 6)

$t=8$ RQ \rightarrow P2(1, 4), P3(2, 1), P4(3, 6), P5(4, 2)



Waiting time:-

$$P1: 0-0 = 0$$

$$P2: 21-2 = 19$$

$$P3: 20-3 = 17$$

$$P4: 14-6 = 8$$

$$P5: 12-8 = 4$$

$$\text{Avg: } 9.6$$

Turnaround time →

$$\text{Avg: } 14.6$$

Premptive Priority Scheduling

- Each process assigned a value stored in process control block of corr. process
- In general high no. mean higher priority & low no. mean low priority unless stated.
- Select a process from Ready Queue : It is preemptive \therefore high priority process preempt the low priority process & highest priority process run & low priority process join ready queue again.

Process	Arrival time	CPU burst	Priority
---------	--------------	-----------	----------


P1	0	12	0
----	---	----	---

P2	2	4	1
----	---	---	---

P3	3	1	2
----	---	---	---

P4	6	6	3
----	---	---	---

P5	8	2	4 (Highest)
----	---	---	-------------



Waiting time :-

$$P1: (0-0) + (15-2) = 13$$

$$P2: (2-2) + (4-2) + (14-6) = 9$$

$$P3: (3-3) = 0$$

$$P4: (6-6) + (10-8) = 2$$

$$P5: (8-8) = 0$$



$$\text{Avg} \therefore 24/5 = 4.8$$

- Aging \rightarrow the priority of low priority process gradually ↑ after certain duration so at some time it become high priority process to solve problem of starvation
- At a time only lowest priority process aging can be applied and in case of multiple lowest process FCFS can be done for aging.



Round robin Scheduling

Process	Arrival time	CPU burst
P1	0	12
P2	2	4
P3	3	1
P4	6	6
P5	8	2

Assuming time quantum $TQ = 1 \text{ ms}$



- Selection from head
 - Running join RQ at end
 - Process preempt after TQ



Q. Calculate Avg waiting time using $TQ = 1\text{ms}$ for given instance

Process	Arrival time	CPU burst
P1	0	5
P2	2	2
P3	3	6
P4	6	3
P5	8	4

Multi level queue scheduling →

i.e ready queue partition in separate several queue

- There are multiple level of queue, i.e multiple ready queue
- Process partition is done on basis of nature of process (Background process, foreground process, priority based process, System process)
- Why not to make several separate queue for different type of process

Background	q0	let FCFS
Foreground	q1	let Round robin
System process	q2	let Preemptive priority

etc

- All queue can have their own CPU scheduling algorithm
- System process have complete priority over other queue
- These queues themselves can be scheduled preemptive priority by assigning absolute priority to the queues

Multi level feedback queue scheduling →

- Ready queue is partitioned in several separate queues
- Each queue has got some specified value of time associated to each queue


Priority decreases	P1	q0	4	Increasing
		q1	8	
		q2	15	

- Each queue has a fixed priority $\propto 1/\text{time}$
- If a process arrives with time ≤ 4 it joins q0, else if time

is more than 4 ms will give feedback to another priority queue & if it is more than 8 ms it will give feedback & push process to next queue


- This will align lesser CPU burst process at higher priority
- Every process joins at largest priority queue. If CPU burst req. of the process is found to be larger than time value associated to queue it will then the feed back at the tail of lower priority queue (The idea is to schedule processes having short CPU burst with larger priority)

Memory management →



- logical address need to convert to physical address in main memory
add (20) in hard disk process convert to 220 in Main Memory & 130 add of process changes to $200 + 130 = 330$
- Before conversion of logical address we need to ensure that it is a valid logical address to ensure memory protection.
- We need to take care how process need to handled in main memory

Memory management scheme




Contiguous

- In this Memory Management scheme process start up from a byte address and then extend it from there till completion of process

Single partition scheme:-

- Entire memory is considered as 1 memory segment



$$\text{Base reg} :- \text{Base address of main memory} \therefore \text{size} = [\text{size ram}]_2^n = [1200]_2 = [2^11] \therefore 11 \text{ bit}$$


but reg size is power of 2 \therefore it is 16 bit

- For PL : Base reg : 200
: Limit reg: 300
- In single portion scheme entire user space is regarded as single available largest partition that can accommodate only 1 process
- A process will start from base address of user space in main memory & extend up from there
- Two separate and dedicated registers called as base and limit will be reserved in the hardware to keep base addrs of process in main memory & its size respectively
- For logical to physical add. translation, generated every logical add. will be first compared with the limit field if it is less than base address will be added to generate correct physical address otherwise error will be reported
- The advantage is that it is simple \rightarrow less info to store \therefore less time for switching context
- The disadvantage is that it is suitable for uniprogramming environment only.
- One more disadvantage : It suffers from large internal fragmentation
- When some process is allocated space in some partition rest of the space within partition is wasted this form of waste is called as internal fragmentation
- We can't directly execute a bigger size process ($>$ user size) unless we use overlays programming techniques
- If programmer realizes that a program can be divided in modules such that some of module can be ignored & at any instance size of req. module \leq user segment size then we can load req. modules only when required & remove after use this way prog. with size $>$ user partition size can be executed.

- Due to this large internal fragmentation we move to multiple partition scheme

Multiple partition scheme →

- Main memory is divided into multiple
- size of partition can be fix or variable
- The size come under number, ie no. of partition are fix or not
- Considering fix no. partition with fix size




- P1 can't be loaded directly without overlays
- P2 can be loaded in any partition. (let 700-750)
then internal fragmentation = $750 - 700 = 50$
- ∵ We need to store data corr. to process base add. & limit add. of diff. partition ∴ a table is made

PNo	Base	Limit
P2	700	100
P3	450	200
P4	200	50
-	-	-

- Now P3 can run on any segment left (say 450-700) ∴ Internal frag = $700 - 450 = 250$
- Now P4 can't be executed without overlays ∵ size > 250
- Now P5 can be executed.
- Now P6 can't be executed without overlays ∵ size > 250

- Advantage is that extent of internal fragmentation is less
- Disadvantage → Degree of multiprogramming is fix = no. of partition
→ Some big process can't run due to short size but small process make large internal fragmentation
- Considering fix partition with variable size →



- Now partition need to be selected by some algorithm as all partition are different

- There are 4 partition selection strategy :-


First fit, Next fit, Best fit, Worst fit

Starting from 1st partition scan & select 1 which is vacant & sufficient


It scans from Next to from which prev which preq. satisfies (In cycle)

Selects the smallest partition i.e. vacant & sufficient

Select the largest partition sufficient & vacant.




For P4 it waits when P2 ends P4 will load in last partition.



First fit } Better in term of
Next fit } time

By Best fit

Best fit } Better in term of
space not good wrt
time




Worst fit } Better in nothing.

By Worst fit

- Now let each partition has its own scheduling queue
- All process size below certain limit will be scheduled to each partition

Ex:



\Rightarrow All process $0 \leq sz \leq 100$ in queue for this seg.

\Rightarrow All process $100 \leq sz \leq 200$

\Rightarrow All process $200 \leq sz \leq 400$


\Rightarrow All process $400 \leq sz \leq 1199$



- Compile time binding →
- When we are compiling a prog. & at that time we know where is going to be stored ie logical add. assigned to physical add. in compile time is called as compile time binding
- In above case also when process is created we know where the process is going to be created ∵ compile time binding is possible due to this compile time may be little higher but execution will be faster
- If compile time binding is possible then we can push it upto load time bind and can be push upto runtime binding.

MVT →



- Dynamic partition scheme
- Multi programming with variable no of task
- If a single largest free space called whole
- When process arrived the required size partition created dynamically



- After this say P2 & P4 terminate the Z2 wholes then Z4 strategy
Best fit, Next fit, First fit & Worst fit then next process select 1 of the whole
- Say a new process arrived whose size = \sum free size in RAM but are not contiguous then process can't load \therefore It is called external fragmentation
- If two whole are consecutive due to termination of processes they will merge to form single large whole
- Compaction may be used to resolve external fragmentation problem but it is rarely opted
- Compaction \rightarrow sare process jo ho rahi ek taraf le jao khali ek taraf kardo
- But during compaction process will be extremely slowdown
- Sometime if a process of 100, 98 B process came and 100 wholes non contiguous free up then instead of making 2B, 100 wholes which can't hold process (may be decided by OS designer) therefore OS designer to avoid multiple entries in whole table that \uparrow search time the OS designer may allocate those 98 B processes a 100 B space to make internal fragmentation, to avoid increase in search time of whole.
- All contiguous management has a restriction of continuous partition \therefore We move to non-contiguous memory management

Non Contiguous memory management scheme \rightarrow

- A process is allowed to be broken down into block which can be stored separately in main memory




I entry for each block
need to store \therefore May suffer from high context switch time

Main memory

PAGING →

- Simple paging → logical address



Consider $A_i = 1B$

Let page size = 4B

No. of pages in L.Add. space

$$= \frac{16}{4} = 4 \text{ pages} \\ = (2 \text{ bits}) \text{ Add.}$$

No. of frames in PAs

$$= \frac{64}{4} = 16 \text{ frames} \\ = (4 \text{ bits}) \text{ Add.}$$

- logical space of process divide in fix size block called page & physical address space is also divided in fix block size called frame also page size should be equal to frame size.
- Each page of process is loaded in any of the frame in main memory

Organization of page table

1. Page table of process is stored in set of dedicated registers
 - Accessing page table will be fast (generally 10ns)
 - Effective main memory access time will be $10\text{ ns} + 100\text{ ns}$
storage access is 10 times approx
 - Set of dedicated chips are limited in numbers & are limited in size ∵ large page table can't be stored
 - ∵ large process can't be executed ∵ it will have large page table
 - It suffer from large context switch time ∵ entire page table is saved in process control block corresponding to process & new process table need to be created.
2. Page table is stored in the main memory itself and its base address is stored in a dedicated register called as PTBR (page table base reg.)
 - Let PTBR ref to frame 5 then its add in main memory is
 $0101\ 00 \rightarrow \text{PTBR value}$
 - When page no added with PTBR we got required value & now frame no. is obtained & page offset is concatenated to generate physical address
 - Effective address time = $100\text{ ns} + 100\text{ ns} = 200\text{ ns}$
 $\downarrow \quad \downarrow$
M.M byte itself
Page table in M.M
 - Only 1 register ∵ we don't consider its time
 - Context switch time is less compared prev one
 - Memory access time is too low
3. Page table is stored in main memory itself & some of entries of page table are stored in a fast content addressable memory called as TLR (Translation Lookaside Buffer)
 - Is always for accommodating page table entries of processes


If not stated
use this
Pg. table

Pid	Page no	Frame no
P1	3	f1
:	:	:

- First pg no. & pid matched in TLB if found we got frame no from it (Almost 98% time it happen) else general method continue.

$$\begin{aligned}
 &\text{TLB hit} && \text{TLB miss} \\
 - \therefore \text{Time} &= 0.98(10+100) + .02(10+100+100) \\
 &= 107.8 + 4.2 \\
 &= 112
 \end{aligned}$$

- Context switch time is less



0	P_2^2
1	P_1^3
2	
3	P_1^1
4	
5	P_2^1
6	
7	P_1^0
8	
9	
10	
11	P_1^2
12	P_2^3
13	
14	P_2^0
15	

4 frames for each entry for each process & 1 frame for each PT \therefore total $4+1+4+1 = 10$ frames occupied.

Pid	Pg	frames
P1	3	f1
:	:	:

TLB

only pg can't be stored overlap b/w diff process


- If TLB is full & a new entry found then it will overwrite

Multilevel paging →


logical address space = 32B

page size = 4B



L.A



P.A



Physical add. space = 64B



- each page of page table store in any of frame in main memory
- If size of i^{th} level > page size it will further break into another level of page table until size become \leq page size

Assignment

- Q. Consider a 4 GB process with pagesize 2 kB each entry in page table is 4 B wide calculate main memory is 8 GB calculate
- No. of bits used for indexing each level of page table and page offset
 - Size of each level of page table and total size of page tables
 - No. of entries in each level of page table
 - No of entries per page in each level of page table
 - Total amount of internal fragmentation if any
 - Number of frames occupied by process and its page tables
 - Assuming some of the entry of page table is stored in fast content add. memory called as TLB having hit ratio 98% & access time 10ns main memory has an access time 100ns calculate effective access time

$$\text{Process} = 4 \text{ GB} = 4 \times 2^{30} \text{ B} = 2^{32} \text{ B} \quad LA = 32 \text{ bit}$$

$$\text{page size} = 2 \times 2^{10} \text{ B} = 2^{11} \text{ B}$$

$$\text{entry size of pg table} = 4 \text{ B} = 2^2 \text{ B}$$

$$\text{Main Memory} = 8 \times 2^{30} \text{ B} = 2^{33} \text{ B}$$

$$\text{No. of pages} = \frac{4 \times 2^{30}}{2 \times 2^{10}} = 2 \times 2^{20} = 2^{21}$$

$$\text{Each entry is } 4 \text{ B wide} \therefore \text{size} = 2 \times 2^{20} \times 4 = 2^{23} \text{ B}$$


$\because sz > 2 \times 2^{10} \therefore$ we page the page table

$$\text{No. of pages} = \frac{2^{23}}{2^{11}} = 2^{12}$$

$sz = 2^{14} \text{ B} > 2^{11} \therefore$ we again page this level

$$\text{No. of pages} = \frac{2^{14}}{2^{11}} = 2^3$$

$\therefore sz = 2^5 < 2^{11} \therefore$ this is last level



(i) 3 bit l/u 1, 9 bit l/u 2 , 9 bit l/u 3, 11 bit page off.

(ii) $32 \text{ B}, 2^4 \text{ B}, 2^{23} \text{ B}$

(iii) $2^3, 2^{12}, 2^{21}$

$$2^3, 2^9 = \left(\frac{2^{12}}{2^3}\right), 2^9$$

(v) $2048 - 32$

$$2^{21} + 2^{12} + 2^3 + 1$$


$$0.98(10+100) + 0.02\overbrace{(10+100+100+100)}^{(u)} + 100$$

$$= 0.98(110) + 0.02(410)$$

$$= 116$$

Valid/Invalid bit (in page table) →

let process size = 20 B



page size = 4 B , mm = 32 B


$$\text{Total no. of pages} = \frac{32 \text{ B}}{4 \text{ B}} = 8 \text{ pages}$$

All pages will not be valid pages.

$$\text{No. of legal pages} = \frac{20}{4} = 5 \text{ pages}$$

- " - illegal pages = 8 - 5 pages

II



Frame No.	V/F
0 0111	i ^v
1 0010	i ^v
2 1011	i ^v
3 0101	i ^v
4 1101	i ^v
5 -	i
6 -	i
7 -	i

I

FNO	V/F
0 0011	v
1 0001	v

$$SZ = 2B \\ \therefore \text{Int. frag} \\ = 4B - 2B \\ = 2B$$

Assume 1 entry = 1B

$$\text{Size of Pg table} = 8 \times 1B = 8B$$

- All legal pages will only be brought to main memory

$$\text{No of pages of page table} = 2^3 / 2^4 = 2^1$$

- If a single entry in page table is valid then that entry is valid

P1 | P2 | d
1 | 10 | 01

→ to move in II page table


→ to move in part of II page table

→ to move in Ist page table

Virtual memory / Demand paging →

- Virtual memory is a concept implemented using demand paging
- by this way a process larger than main memory can also be executed
- $CPU = 1 - p^n$ $P = \text{prob. of I/O}$ $n \uparrow \quad CPU \uparrow$

$$\text{process} = 20 \text{ B} \approx 32 \text{ B} = 2^5$$



let page sz = 4B

$$\text{Total no. of pages} = 32/4 = 8 \text{ pages}$$

$$\text{legal pages} = 5 \text{ pg.}$$

	0
	1
	2
32	3
	4
	5
	6
	7

	frame	v/i
0	0101	v
1	-	i
2	-	i
3	1010	v
4	-	i
5	-	i
6	-	i
7	-	i

0	
1	
2	
3	
4	
5	0
6	
7	
8	
9	
10	3
11	
12	
13	
14	
15	

- Principle of locality persist ∵ process can run without loaded fully in main memory for significant amount of time
- In demand paging v/i bit has got 2 meaning :-
 - if it is valid corr. to page in page table & it is legal & is loaded in main memory
 - else it can either be invalid or not loaded in main memory

OS can identify why it is invalid & if it is due to page fault & main memory has some free frame the page will be loaded & PT is available & if no frames available then page replacement take place

- legal
- In demand paging not all pages of process are required to brought into main memory., a process can start its execution by having fewer no. of pages in main memory doing so has 2 adv.
 - A process of size $> M.M$ can also be executed
 - More no. of frames will be left vacant for the use of other process
so degree of multiprog. may be increased. If degree of multiprog \uparrow then CPU utilization will \uparrow (Except thrashing)

The drawback is :-

- If a page ie not present in MM is required by the process then it causes a page fault. the faulted page will then be loaded from secondary storage to main memory. If some frame is vacant then faulted page will be loaded to any of vacant frame but if no frame is vacant then some page from the main memory need to be replaced acc. to page replacement algorithm

We can add one more detail to page table i.e modified/Unmodified

frame	vli	Modified/ Unmodify	→ Not mandatory but req for efficiency
0	0101	v	initially 'u'
1	-	i	
2	-	i	
3	1010	v	
4	-	i	
5	-	i	
6	-	i	
7	-	i	

while replacement is their if before it the bit is 'u' we can replace by only 1 pg transfer, & if it is 'M' we can replace by 2 pg transfer.

- Q. Consider a demand paging system in which a regular memory takes 100ns. 1 out of 1000 pages ref. causes pagefault. page fault service time is 25 ms calculate effective MM access time.

$$P(\text{No pg fault}) = 0.9999$$

$$100 \text{ ns} \times 0.9999 + 0.0001 \times 25 \text{ ms}$$

2.6 ms

- Modify / Unmodify bit →
- This bit is set to be unmodified corr. to some page in page table if that page has not been modified since its arrival in main memory. But if the page has been modified since its arrival in the main mem. then this bit is said to be modified.

During page replacement : if it is found that the page to be replaced has not been modified then only 1 pg transfer is req. to bring in faulted pg. from disk to MM but if the pg to be rep. is found to be modified then 2 pg transfer will be required. the replaced pg. will update its copy in the disk & the faulted pg. is brought into the frame of replaced page

- Q. Consider a 1000 byte process with page size 100 B , main memory has 4 frames initially all vacant following are the memory addresses generated during execution trace of this prog 502, 409, 615, 416, 805, 55, 215, 620, 615, 419, 690, 415, 88, 317, 214, 813, 615, 415, 211, 720, 109, 144, 612, 218, 512, 430, 809, 912, 915

Calculate page fault ratio for the following page replacement alg.

(i) FIFO

(ii) Optimal page replacement algo.

(iii) LRU

0-99	0
100-199	1
2	
3	
1000	4
	5
	6
	7
	8
900-999	9

502, 409, 615, 416, 805, 55, 215, 620, 615, 419, 690, 415, 88, 317

PG:

5	4	6	4	8	0	2	6	8	4	6	4	0	3
5	5	5	5	5	0	0	0	0	0	0	0	0	3
4	4	4	4	4	4	2	2	2	2	2	2	2	2
6	6	6	6	6	6	6	6	6	4	4	4	4	4
8	8	8	8	8	8	8	8	8	8	6	6	6	6

214, 813, 615, 415, 211, 720, 109, 144, 612, 218, 512, 430, 809, 912, 915

2	8	6	4	2	7	1	1	6	2	5	4	8	9	9
3	3	3	3	3	3	1	1	1	1	1	1	8	8	8
2	8	8	8	8	8	8	8	6	6	6	6	6	9	9
4	4	4	4	2	2	2	2	2	2	5	5	5	5	5
6	6	6	6	6	7	7	7	7	7	7	7	7	4	4

- In FIFO Belady's Anomaly is observed.



Our expectation is No. of frame $\uparrow \Rightarrow$ page fault \downarrow

but in fifo No. of frame \uparrow may \Rightarrow page fault \uparrow

- Q. Consider following page reference string 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5 calculate no. of page fault assuming main memory has

- (i) 4 Frames
- (ii) 5 Frames
- (iii) 6 Frames

Assuming Fifo as page replacement algorithm

1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

(i)

1	1	1	1	1	1	5	5	5	5	5	4	4
2	2	2	2	2	2	2	1	1	1	1	1	5
3	3	3	3	3	3	3	3	3	3	2	2	2
4	4	4	4	4	4	4	4	4	4	3	3	3

$$\text{page fault} = 10/12$$

(ii)

1	1	1	1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4	4	4	4

$$\text{page fault} = 5/12$$

(iii)

1	1	1	1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4	4	4	4

(iv) 3 frames


$$\text{page fault} =$$

Optimal page replacement algo →


- In optimal page replacement the page that is not used for longest period of time will be replaced.

in future

502, 409, 615, 416, 805, 55, 215, 620, 615, 419, 690, 415, 88, 317




214, 813, 615, 415, 211, 720, 109, 144, 612, 218, 512, 430, 809, 912, 915, 215




LRU →

- The page that was not used for longest period of time is replaced

502, 409, 615, 416, 805, 55, 215, 620, 615, 419, 690, 415, 88, 317



214, 813, 615, 415, 211, 720, 109, 144, 612, 218, 512, 430, 809, 912, 915, 215



$$\text{page fault} = \frac{22}{30}$$