

root : Root
board : X86BoardCXLType2
system_port
pc : Pc
empty_isa : IsaFake
pio
default_bus : IOXBar
default
mem_side_ports
cpu_side_ports
bad_addr : BadAddr
pio
south_bridge : SouthBridge
cxl_device : CXLType2Accel
mem_req_port
dev_mem_port
pio
dcache_port
cxl_rsp_port
dma
cxl_mem_bus : CXLMemBar
mem_side_ports
cpu_side_ports
pit : I8254
int_pin
pio
pic1 : I8259
output
inputs
pio
keyboard : I8042
keyboard_int_pin
mouse_int_pin
pio
pic2 : I8259
output
inputs
pio
dma1 : I8237
pio
speaker : PcSpeaker
pio
cmos : Cmos
pio
int_pin
io_apic : I82094AA
inputs
int_requestor
pio
ide : X86IdeController
dma
int_secondary
int_primary
pio
pci_host : PcPciHost
pio
com_1 : Uart8250
pio
fake_com_2 : IsaFake
pio
fake_com_3 : IsaFake
pio
fake_com_4 : IsaFake
pio
fake_floppy : IsaFake
pio
cxl_memory : ChanneledMemory
mem_ctrl1 : MemCtrl
port
mem_ctrl0 : MemCtrl
port
iobus : IOXBar
cpu_side_ports
default
mem_side_ports
memory : ChanneledMemory
mem_ctrl1 : MemCtrl
port
mem_ctrl0 : MemCtrl
port
processor : SimpleSwitchableProcessor
start : SimpleCore
core : X86KvmCPU
dcache_port
icache_port
interrupts : X86LocalApic
pio
int_responder
int_requestor
mmu : X86MMU
dtb : X86TLB
walker : X86PagetableWalker
port
itb : X86TLB
walker : X86PagetableWalker
port
cache_hierarchy : CXLMESITwoLevelCacheHierarchy
ruby_system : RubySystem
sys_port_proxy : RubyPortProxy
in_ports
network : SimplePt2Pt
out_port
in_port
l2_controllers : L2Cache
rspDataToL2Cache : MessageBuffer
in_port
responseToL2Cache : MessageBuffer
in_port
L1RequestToL2Cache : MessageBuffer
in_port
unblockToL2Cache : MessageBuffer
in_port
rspDataFromL2Cache : MessageBuffer
out_port
responseFromL2Cache : MessageBuffer
out_port
L1RequestFromL2Cache : MessageBuffer
out_port
DirRequestFromL2Cache : MessageBuffer
out_port
l1_controllers1 : L1Cache
requestToL1Cache : MessageBuffer
in_port
rspDataToL1Cache : MessageBuffer
in_port
responseToL1Cache : MessageBuffer
in_port
requestFromL1Cache : MessageBuffer
out_port
unblockFromL1Cache : MessageBuffer
out_port
rspDataFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
in_ports
dma_controllers0 : DMAController
responseFromDir : MessageBuffer
in_port
requestToDir : MessageBuffer
out_port
dma_sequencer : DMASequencer
in_ports
dma_controllers1 : DMAController
responseFromDir : MessageBuffer
in_port
requestToDir : MessageBuffer
out_port
dma_sequencer : DMASequencer
in_ports
directory_controllers2 : Directory
responseToDir : MessageBuffer
in_port
requestToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
memory_out_port
dma_controllers2 : DMAController
responseFromDir : MessageBuffer
in_port
requestToDir : MessageBuffer
out_port
dma_sequencer : DMASequencer
in_ports
directory_controllers1 : Directory
responseToDir : MessageBuffer
in_port
requestToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
memory_out_port
directory_controllers0 : Directory
responseToDir : MessageBuffer
in_port
requestToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
memory_out_port
l1_controllers0 : L1Cache
requestToL1Cache : MessageBuffer
in_port
rspDataToL1Cache : MessageBuffer
in_port
responseToL1Cache : MessageBuffer
in_port
requestFromL1Cache : MessageBuffer
out_port
unblockFromL1Cache : MessageBuffer
out_port
rspDataFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
pio_request_port
mem_request_port
pio_response_port
interrupt_out_port
in_ports