root
: Root
board
: X86BoardCXLType2
system_port
pc
: Pc
empty_isa
: IsaFake
pio
default_bus
: IOXBar
default
mem_side_ports
cpu_side_ports
cxl_memory_1
: ChanneledMemory
mem_ctrl1
: MemCtrl
mem_ctrl0
: MemCtrl
port
bad_addr
: BadAddr
south_bridge
: SouthBridge
cxl_dev1
: CXLType2Accel
mem_req_port
dev_mem_port
dcache_port
cxl_rsp_port
dma
cxl_mem_bus
: CXLMemBar
cxl_dev0
: CXLType2Accel
pit
: I8254
int_pin
pic2
: I8259
output
inputs
dma1
: I8237
speaker
: PcSpeaker
pci_host
: PcPciHost
com_1
: Uart8250
fake_com_2
: IsaFake
fake_com_3
: IsaFake
fake_com_4
: IsaFake
fake_floppy
: IsaFake
keyboard
: I8042
mouse_int_pin
keyboard_int_pin
pic1
: I8259
cmos
: Cmos
io_apic
: I82094AA
int_requestor
ide
: X86IdeController
int_primary
int_secondary
cxl_memory_0
: ChanneledMemory
iobus
: IOXBar
memory
: ChanneledMemory
processor
: SimpleSwitchableProcessor
start
: SimpleCore
core
: X86KvmCPU
icache_port
interrupts
: X86LocalApic
int_responder
mmu
: X86MMU
dtb
: X86TLB
itb
: X86TLB
walker
: X86PagetableWalker
cache_hierarchy
: CXLMESITwoLevelCacheHierarchy
ruby_system
: RubySystem
sys_port_proxy
: RubyPortProxy
in_ports
network
: SimplePt2Pt
out_port
in_port
l2_controllers
: L2Cache
rspDataToL2Cache
: MessageBuffer
responseToL2Cache
L1RequestToL2Cache
unblockToL2Cache
rspDataFromL2Cache
responseFromL2Cache
L1RequestFromL2Cache
DirRequestFromL2Cache
l1_controllers1
: L1Cache
requestToL1Cache
rspDataToL1Cache
responseToL1Cache
requestFromL1Cache
unblockFromL1Cache
rspDataFromL1Cache
responseFromL1Cache
sequencer
: RubySequencer
l1_controllers2
: L1Cache
dma_controllers0
: DMAController
responseFromDir
requestToDir
dma_sequencer
: DMASequencer
dma_controllers1
: DMAController
directory_controllers2
: Directory
responseToDir
memory_out_port
dma_controllers2
: DMAController
directory_controllers3
: Directory
dma_controllers3
: DMAController
directory_controllers1
: Directory
directory_controllers0
: Directory
l1_controllers0
: L1Cache
mem_request_port
pio_request_port
pio_response_port
interrupt_out_port