EE 3124 Project #1
Class A Power Amplifier Design
Jaeha Huh


٤,


EE3/24 Design Project! Class A power Amplifier Design


Hand Calculation	Jaeha Huh
A) Given = Peak to Peak current Swing at RL IL, pk+0 pk = 250m A.	→
$So, I_L, Pk = 125mA$	
ILIPE = IGIPE (RE) = 125 mA = ICIPE (_
Let, Ic, Pk = 150m A then 125mA = 150mA	(RC+1652)
⇒[RC = 80]	
· Ica with Max swing	
Ica = Vcc Rpc + RAC	
RS Clarge R, SRC Clarge White RE23 T Clarge	
$R_{DC} = R_C + R_{E1} + R_{E2}$ $R_{AC} = [R_C R_L] + R_{E1}$	
Ida = 125 mA Let = Ver = 18 V/ then	


```
So, Rpc + RAC = 144.
   (RC+REI+RE2)+((RCIIRL)+REI)=144.
   (80+ REI + REZ) + ((801116) + REI).
  = 80+ REI + REZ + (13,33333) + REI = 144
    2 REI + REZ = 144 - 93,33333 = 50,66667
  Let 2R=1 = 5.0° → (Re= 25.0)
     REZ = 50,6667-50
                       REZ = 0.46667 52
   Pick R = 9kin R = 6kn
   DC Analysis
               p. + 18 V
                               VTH = 181 (-15kD) = 7.2V
         960}
                     ≥80N
                              RTH= RTH-Rz= 9Kx6E
                                = 3,6kD
                     $ 2512-
         6kD}
                     ≥0,6666752
                   +184
            RIH
                   N08 \{
  12 VTH = BILLE REI+REZ=IS. 666675
D KUL: B-E loop
  0 = - VTH + RTH (IBQ) + VBEQ + (25:6667) (IEQ)
     IEQ = (B+1) IBQ B= 200 - Given
   0 = - UTH + RTH (IBQ) + VBEA + (25.66669) (B+1) IBG
```

0=- (1,2-+ (3,6k) (IBQ) + 0,7+ (25,66667) (201) IBQ. $\frac{7.2-0.7}{189} = \frac{6.5}{3600+5159} = \frac{6.5}{8759} = 0.000742420.742mA$ Ica = B(IBO) = (200) (0,742mA) = 0,148A IEQ = (B+1) (IBQ) = (201) (0,725mA) = 0.149. KVL: C-E loop 0 = - Vcc + Rc (Ica) + Vc+ + RE [IEa) VCE = VCC - Rc (Ica) + RE (IEQ) = 18 - 80 (0.148) - 25.66667 (0.149)= 18 - 11.84 - 3.824= 2.336- VCEQ = 2,336.V VCEQ > VCE, sat 23%V > 0.3 V Founded Active $\frac{\beta V_T}{JCQ} = \frac{200 (26mA)}{(148mA)} = 35.14$ $\frac{200}{35.14} = 5.692$ (4) Small Signal transistor model Plug transistor model into circuit









PSpice part


B) SIMLATED DC BIAS

Simulate	ed value	Hand-calcu	lated value
ICQ	188.5mA	ICQ	148mA
VCEQ	2.918V	VCEQ	2.336V
VBEQ	0.94V	VBEQ	0.7V
PD,transistor	527.7mW	PD,transistor	346mW

C) SIMLATED POWER SUPPLY BIAS

DC power Supply Current (Ips) = 190.4mA. It is less than 200mA. Thus, I achieve the specification for maximum current

D) SIMULATED CURRENT SWING



It is clipping to 125 mA at the top. Therefore, my design achieves the 250mA peak-to-peak swing.

E) SIMULATED EFFICIENCY

$$PS = (Vcc)(Ips) = 18 * 0.1904 = 3.4272W$$

$$PL = \left(\frac{iL}{\sqrt{2}}\right)^2 (RL) = (0.0884)^2 (16) = 0.125W$$


$$\eta = \frac{PL}{PS} = \frac{0.125}{3.4272} = 0.03647 = 3.65\%$$

η, simulated	η , hand-calculated
3.65%	6.5%

F) SIMULATED SMALL SIGNAL OPERATION


The amplitude value of the source voltage for small signal operation is 6mV.

Plot (Vbe for $\beta = 200$)




G) SIMULATED GAIN


$$\beta = 200, Ai = \frac{3.0868mA}{48uA} = 64.31$$
 .5



$$\beta = 100, Ai = \frac{2.2145mA}{48.123uA} = 46.02$$




$$\beta = 300, Ai = \frac{526.211uA}{53.469uA} = 9.84$$




H) SIMULATED INPUT RESISTANCE

$$\beta = 200, Rin = \frac{1.1983mV}{47.841uA} = 25.05\Omega$$




$\beta = 100$	$\beta = 200$	$\beta = 300$
24.72Ω	25.05Ω	12.3Ω



I) SIMULATED OUTPUT RESISTANCE


$$\beta = 200, Rout = \frac{0.9997mV}{15.097uA} = 66.22\Omega$$




$\beta = 100$	$\beta = 200$	$\beta = 300$
71.02Ω	66.22Ω	2.93Ω

J) SIMULATION USING STANDARD RESISTOR VALUES

The plot of iL with clipping at both the positive and negative peaks using a β = 200.




The plots of is and iL under small signal conditions



$$\beta = 200, Ai = \frac{535.492uA}{7.8581uA} = 68.15$$

The plots of is and vs for calculate the Rin



$$\beta = 200, Rin = \frac{213.982uV}{7.8529uA} = 27.25\Omega$$

Original design (Rin)	Standard design (Rin)
25.05Ω	27.25Ω

