

Objectives

- > After completing this module, you will be able to:
 - Assign pin locations using the I/O Planner
 - Describe static timing paths
 - Create real and virtual clocks
 - Create appropriate input and output delays
 - Use virtual clocks for input and output delays
 - Use the Constraints Wizard

Xilinx Design Constraints 16-2

© Copyright 2016 Xilinx

- > Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- > Constraints Wizard
- ➤ Summary

Xilinx Design Constraints 16-3

© Copyright 2016 Xilinx





Pin and Clock Planning

- > Pin and clock planning often happens early in the project
 - Decisions here can have significant effects throughout the design
 - · Excessive clock skew
 - Poor I/O timing
 - Timing-hazardous clock domain crossing
 - · Less flexible design placement
 - Fewer clocking resource choices
 - Poor logic placement
 - · Excessive routing delays
 - · Reduced device utilization
- ▶ Pin and clock planning should be considered together
 - Choices made for clock pins affect clocking timing and resources choices
 - Choices made for data pins affect clock pin placement decisions

Xilinx Design Constraints 16-4








Launching I/O Planner with RTL

- This flow is used if you already have a RTL project created
 - Synthesize the design
 - Open synthesized design by clicking Open Synthesized Design
 - Open the I/O Planner by selecting the I/O Planning view from the drop-down box on the horizontal toolbar
 - This allows you to view and/or enter the I/O locations and properties



Xilinx Design Constraints 16-7

© Copyright 2016 Xilinx





I/O Planner


- > I/O Planner performs error checking on the design pin layout
 - This requires rules-based I/O assignments
 - DRC provides guidance for pin assignments connecting to dedicated FPGA logic (microprocessor, MGT, or differential pairs, for example)
 - · Noise analysis (to avoid ground bounce)
 - Verify I/O banking rules
 - Semi or fully automatic pin assignment capabilities
 - Xilinx recommends that you place timing-critical ports before allowing automatic pin assignment of the remaining pins
 - Supports grouping-related pins to simplify I/O interface management

Xilinx Design Constraints 16-8










© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE

💷 Tcl Console 📗 Messages 🔯 Log 🖺 Reports 📳 Design Runs 🔎 Package Pins 🕞 I/O Ports

Xilinx Design Constraints 16-11



set_property command

- ➤ Use set_property command
 - -set_property PACKAGE_PIN T22 [get_ports led_pins[0]]
 - -set_property IOSTANDARD LVCMOS33 [get_ports led_pins[0]]
 - -set_property -dict {PACKAGE_PIN H17 IOSTANDARD LVCMOS33} [get_ports { led_pins[0] }]

Xilinx Design Constraints 16-13

© Copyright 2016 Xilinx



Outline


- ➤ Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- ➤ Constraints Wizard
- **➤** Summary

Xilinx Design Constraints 16-14

© Copyright 2016 Xilinx

Static Timing Paths and I/O

- > Static timing paths start at clocked elements and end at clocked elements
 - Paths from internal flip-flop to internal flip-flop are constrained by clock
- > Inputs and outputs of the FPGA are not start-points/end-points of static timing paths
 - By default, any logic between a primary I/O and an internal clocked element are not part of a complete static timing path
 - Without additional commands, no setup/hold checks are done on logic associated with I/O



Xilinx Design Constraints 16-15

© Copyright 2016 Xilinx

XILINX ➤ ALL PROGRAMMABLE.

Outline


- > Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- > Constraints Wizard
- Summary

Xilinx Design Constraints 16-16

© Copyright 2016 Xilinx

Clocks

- > Clocks are periodic signals
- > Clocks have certain attributes
 - Period
 - Nominal time from rising edge of the clock to the next rising edge of the clock
 - Duty cycle
 - Ratio of the high time to the low time of the clock
 - Jitter
 - · Variation of the period from its nominal value
 - Phase
 - · Position of the rising edge



Xilinx Design Constraints 16-17

© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Clocks as Objects


- > In XDC clocks are primary objects
- > Clocks have properties
 - NAME is the name of the clock
 - Will be user assigned or auto generated depending on the clock
 - PERIOD is the period of the clock
 - WAVEFORM describes the position of the edges of the clock
 - IS_GENERATED, IS_VIRTUAL are flags that describe how the clock was created
 - SOURCE_PINS are the pins/ports/nets which the clock is attached to

Xilinx Design Constraints 16-18

© Copyright 2016 Xilinx

Creating Clocks

- ➤ Clocks are created with the create clock Tcl command
 - -create clock -name <name> -period <period> <objects>
 - <period> is the period of the clock
 - <name> is the user assigned name for the clock
 - <objects> are the list of pins, ports, or nets to which to attach the clock
 - If <objects> is not present (or is a null list), the clock will not be attached to any objects, and will be a virtual clock




Xilinx Design Constraints 16-19

© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Clock Waveform

- > Clocks can be created with edges at different positions
 - Allows for the description of clocks with phase offsets and clocks with different duty cycles
 - Uses the -waveform <edges> option
 - <edges> is a list of numbers representing the times of successive edges
 - The first number is the time of the first rising edge
 - Default is 0.00 for the rising edge and PERIOD/2 for the falling edge



10

Setting Jitter

- > The Vivado Design Suite timing engine allows for two sources of jitter
 - System Jitter: Jitter introduced by the clocking network inside the FPGA
 - · A single value for all clocks in the system
 - Set with the set_system_jitter command
 - set system jitter <value>
 - <value> is the jitter in time units (nanoseconds)
 - Input Jitter: Jitter that exists on the input clock
 - · Set independently for each clock source
 - Set with the set_input_jitter command
 - set input jitter <clock name> <value>
 - <clock_name> is the name of a clock (not the clock object)
 - <value> is the jitter in time units
- > Both sources of jitter will be combined appropriately in STA calculations

Xilinx Design Constraints 16-21

© Copyright 2016 Xilinx



Clock Latency

- ➤ The latency of the clock can be controlled with the set_clock_latency Tcl command
 - -set clock latency -source <latency> <objects>
 - <latency> is the latency to apply
 - <objects> is the list of clocks, ports or pins to which to apply the latency
- ➤ The latency is an additional clock delay that is added between the clock object and the pin, port, or net to which the clock is attached
 - $\hbox{- If the } \verb|set_clock_latency| specifies a clock object, the latency is added to all destinations of the clock \\$
 - If the set clock latency specifies a port or pin, it applies to all clocks that go through that port or pin
 - If the port or pin has more than one clock associated with it, the -clock <clocks> option can be used to specify which clocks to apply the latency to

Xilinx Design Constraints 16-22

© Copyright 2016 Xilinx

Options of the set_clock_latency Command

- ▶ The set clock latency command has several options
 - --rise: The specified latency applies only to the rising edge of the clock
 - --fall: The specified latency applies only to the falling edge of the clock
 - --min: Specifies the latency to apply when the shortest path is used
 - --max: Specifies the latency to apply when the longest path is used
- ▶ If the -min/-max are not specified, the latency applies to both min and max
- ▶ If the -rise/-fall are not specified the latency applies to both rise and fall

Xilinx Design Constraints 16-23

© Copyright 2016 Xilinx




Creating Clocks using the GUI


- The Timing Constraint window can be opened using the menu Window > Timing Constraints
 - A clock can be created by double clicking on the Create Clock, or a new row in the Create Clock table
- Alternatively can be set via the Constraints Wizard
 - Covered later in this presentation



Xilinx Design Constraints 16-24

© Copyright 2016 Xilinx





- ➤ Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- > Constraints Wizard
- ➤ Summary

Xilinx Design Constraints 16-27

© Copyright 2016 Xilinx



Synchronous Input Interfaces


- ➤ Most interfaces to an FPGA use synchronous communication
 - FPGA and the device driving the FPGA have some shared timing reference
 - This is usually a common clock or a related clock
- > Complete static timing path through an input
 - Starts at a clocked element in the driving device
 - Referenced to a clock provided to the driving device
 - Ends at a clocked element in the FPGA
 - Referenced to the clock that propagates to the destination clocked element in the FPGA
 - Propagates through the elements between them
 - CLK > Q of the external device
 - · Board propagation time
 - · Port of the FPGA
 - Combinatorial elements in the FPGA before the destination clocked element

Xilinx Design Constraints 16-28



Completing the Static Timing Input Path

- ➤ To complete the static timing path, you need to describe the external elements to the Vivado static timing engine
 - What clock is used by the external device
 - Delay between the external device's clock and the arrival at the input port of the FPGA
 - Includes the CLK > Q time of the external device and the board delay



Xilinx Design Constraints 16-29

© Copyright 2016 Xilinx




set_input_delay Command

- ➤ set_input_delay command supplies the information required to complete the static timing path
 - -set input delay -clock <clock name> <delay> <objects>
 - <clock name is the name of the clock used by the external device
 - Can be a real or virtual clock
 - Can be the *name* of a clock; does not need to be a clock object
 - » Can use a clock object if desired
 - ${\tt <objects >}$ is the list of objects to which to attach the ${\tt set_input_delay}$
 - Usually a set of input and/or inout ports
 - Usually uses the ${\tt get_ports}$ command or the ${\tt all_inputs}$ command
 - $\mbox{\tt delay}\mbox{\tt is the delay from}\mbox{\tt clock_name}\mbox{\tt to the attached}\mbox{\tt <objects}\mbox{\tt }$
 - Includes the external device and board delay

Xilinx Design Constraints 16-30




Using a Common Clock ▶ A set input delay can be related to an already existing clock - Can be the clock attached to the FPGA clock pin > Value used for the set input delay is the sum of - Clock to out of the external source - Trace delay on the board create_clock -name SysClk -period 10 [get_ports ClkIn] set input delay -clock SysClk 4 [get ports DataIn] Q DataIn CE Clkln SysClk Xilinx Design Constraints 16-31 © Copyright 2016 Xilinx **EXILINX** > ALL PROGRAMMABLE.



Minimum and Maximum Delays

- > By default, each input port can have one maximum delay and one minimum delay
 - Maximum delay is used for the setup check
 - Minimum delay is used for the hold check
- ▶ Without the -max or -min option, the value supplied is used for both create_clock -name SysClk -period 10 [get_ports ClkIn] set input delay -clock SysClk 4 [get ports DataIn]

```
set_input_delay -clock SysClk -min 2 [get_ports DataIn]
```



Xilinx Design Constraints 16-33


© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Multiple Input Delays on the Same Port


- ➤ An input can have multiple set input delay commands associated with it
 - Use the -add delay option
 - Results in multiple static timing paths to check


```
set input delay -clock ClkA 3 [get ports DataIn]
set_input_delay -clock ClkB 4 [get_ports DataIn] -add_delay
```



Xilinx Design Constraints 16-34

© Copyright 2016 Xilinx





- ➤ Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- > Constraints Wizard
- ➤ Summary


Xilinx Design Constraints 16-37

© Copyright 2016 Xilinx



Completing the Static Timing Output Path

- ➤ To complete the static timing path, you need to describe the external elements to the Vivado Design Suite static timing engine
 - What clock is used by the external device
 - Delay between the output port of the FPGA and the external device's clock
 - Includes the required time of the external device and the board delay



19

set_output_delay Command

- ➤ set_output_delay command supplies the information required to complete the static timing path
 - -set output delay -clock <clock name> <delay> <objects>
 - <clock name> is the name of the clock used by the external device
 - Can be a real or virtual clock
 - Can be the name of a clock; does not need to be a clock object
 - » Can use a clock object if desired
 - <objects> is the list of objects to which to attach the set output delay
 - Usually a set of output and/or inout ports
 - Usually uses the ${\tt get_ports}$ command or the ${\tt all_outputs}$ command
 - \bullet <delay> is the delay from the attached <objects> to the external device's clock
 - Includes the external device's requirements and board delay

Xilinx Design Constraints 16-39


© Copyright 2016 Xilinx



External Setup and Hold Requirements

- > External devices need a setup and hold time around the clock
 - set output delay-max specifies the required setup time
 - set output delay -min specifies the negative of the required hold time


create_clock -name SysClk -period 10 [get_ports ClkIn]
set_output_delay -clock SysClk 1 [get_ports DataIn]
set output_delay -clock SysClk -min -0.5 [get ports DataIn]



Xilinx Design Constraints 16-40

© Copyright 2016 Xilinx

Complete Output Static Timing Path • Output static timing path is segmented slightly differently • Data path delay ends at the port of the FPGA • Destination clock path traces back through the board device to the port of the FPGA Source Clock Delay Ninx Despi Constraint 16-41 • Copyright 2016 Xilinx XILINX ALL PROGRAMMABLE.




Timing Constraint window can be opened by selecting Window > Timing Constraints Clock can be created by double-clicking Set Output Delay, or a new row in the Set Output Delay table Alternatively can be set via Constraints Wizard To be covered later in this presentation This presentation This presentation This presentation Set Output Delay Transform Hights Delay Path Add Delay Laterces Stocked Delay Transform Find Set Output Delay Trans

© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Xilinx Design Constraints 16-43



- ➤ Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- ➤ Constraints Wizard
- ➤ Summary

Xilinx Design Constraints 16-45

© Copyright 2016 Xilinx



Clocks for Input and Output Delay

- ➤ Clock specified by the set_input_delay and set_output_delay can be any clock from the clock database
 - Manually created clock attached to a clock input port of the FPGA
 - Derived clock generated inside the FPGA
 - This is legal, but rarely useful
- > Sometimes the proper clock to use does not already exist
 - Virtual clocks can be created solely for the purpose of specifying input and output delays

Xilinx Design Constraints 16-46

© Copyright 2016 Xilinx

Reasons for Virtual Clocks

- > There are many reasons for using virtual clocks for clocking I/O
 - Device external to the FPGA uses a different clock than the FPGA
 - · Runs at a different frequency
 - Maybe a multiple/division of the FPGA clock
 - Maybe the frequency of an internal FPGA clock generated by an MMCM/PLL
 - Has a different delay path on the board
 - · Maybe has a clock buffer chip on the board
- > XDC provides powerful mechanisms for describing clocks
 - Remember, all clocks in XDC are related by default

Xilinx Design Constraints 16-47

© Copyright 2016 Xilinx




Creating Virtual Clocks


- > Virtual clocks are created with create clock
 - Created clock is not attached to any design objects
 - -create clock -name <name> -period <period>
 - <period> is the period of the clock
 - <name> is the user assigned name for the clock
 - Can use the -waveform option
- ➤ Can specify jitter with the set_input_jitter command
- ➤ Can set clock latency with the set clock latency -source command
- Virtual clocks are placed in the design database and can be accessed like other clocks
 - Can be seen via the report clocks command
 - Can be accessed by the get clocks command


Xilinx Design Constraints 16-48


















The Constraints Wizard, Output Delays

- Another way to specify Output Delays
 - Identifies output signals/interfaces from the FPGA
- > Defines delay parameters
 - tsu
 - trce_dly_min
 - thd
 - trce dly max




Xilinx Design Constraints 16-55


The Constraints Wizard: Other Constraints

- > Forwarded Clocks
 - The Forwarded Clocks constraint covers clock reference for output signals associated with "downstream" devices clocked by an FPGA output pin
- > External Feedback Delays
 - Pertinent if the MMCM/PLL feedback loops used in the design is routed out of the FPGA and back into the device via input and output ports
- Combinatorial Delay
 - Cover paths that traverse the FPGA without being captured by any sequential elements
- Physically Exclusive Clock Groups
 - Define clocks that do not exist in the design at the same time
- > Logically Exclusive Clock Groups with No Interaction
 - Define logically exclusive clocks that do not have paths between each other outside of shared sections (such as clock trees)
- > Logically Exclusive Clock Groups with Interaction
 - Define logically exclusive clocks that have paths between each other, only clocks limited to the shared clock tree sections are logically exclusive
- > Asynchronous Clock Domain Crossings
 - Define paths that transfer data between two clocks without a known phase relationship

Xilinx Design Constraints 16-56







- ➤ Pin Constraints
- > Timing Constraints
 - Period
 - Input Delay
 - Output Delay
 - Virtual Clocks
- > Constraints Wizard
- Summary

Xilinx Design Constraints 16-59

© Copyright 2016 Xilinx



Summary

- ➤ The I/O Planner view in the Vivado IDE provides an easy-to-use interface for assigning pin locations
- > Use I/O Planning project for pin planning early in the design analysis
 - DRC checking
 - SSO analysis
 - Verify I/O banking rules
- > Static timing paths start at clocked elements and end at clocked elements
- Static timing paths are analyzed for setup and hold violations at both fastest and slowest process corners
- > Clocks are objects
- ➤ Clocks can be created with the create_clock command

Xilinx Design Constraints 16-60

© Copyright 2016 Xilinx

Summary

- > set input delay and set output delay commands provide the details to complete the static timing path
- > set input delay specifies the clock of the driving component and the delay to the port
- > set output delay specifies the clock of the receiving component and the delay to the port
 - --max is the required setup time
 - --min is the negative of the required hold time
- > Port can have one -min and one -max by default
- ➤ Additional delays can be specified with the -add delay option
- > I/O delays can be specified with respect to virtual clocks
- > The Constraints Wizard is a powerful tool for creating constraints pertinent to the design
 Xilinx Design Constraints 16-61