Verilog Hardware Description Language (Verilog HDL)

Edited by Chu Yu

http://ece.niu.edu.tw/~chu/

(2007/2/26)



■ Brief history of Verilog HDL

- ➤ 1985: Verilog language and related simulator Verilog-XL were developed by Gateway Automation.
- ➤ 1989: Cadence Design System purchased Gateway Automation.
- ➤ 1990: Open Verilog International formed.
- ➤ 1995: IEEE standard 1364 adopted.


■ Features of Verilog HDL

- ➤ Ability to mix different levels of abstract freely.
- ➤ One language for all aspects of design, testing, and verification.


- HDL Hardware Description Language
 - A programming language that can describe the functionality and timing of the hardware.
- Why use an HDL?
 - It is becoming very difficult to design directly on hardware.
 - It is easier and cheaper to different design options.
 - Reduce time and cost.

Programming Language V.S. Verilog HDL

> Programming Language



> Verilog HDL




- Verilog-XL is an *event-driven* simulator that can emulate the hardware described by Verilog HDL.
- Verilog-HDL allows you to describe the design at various levels of abstractions within a design.
 - Behavioral Level
 - RTL Level
 - Gate Level
 - Switch Level

Time Wheel in Event-Driven Simulation

Event queues at each time stamp,

An event E_t at time tSchedules another event at time t + 2



• Time advances only when every event scheduled at that time is executed.

Different Levels of Abstraction

- Architecture / Algorithmic (Behavior)
 - A model that implements a design algorithm in high-level language construct.
 - A behavioral representation describes how a particular design should responds to a given set of inputs.
- Register Transfer Logic (RTL)
 - A model that describes the flow of data between registers and how a design process these data.
- Gate Level (Structure)
 - A model that describes the logic gates and the interconnections between them.
- Switch Level
 - A model that describes the transistors and the interconnections between them.

Three Levels of Verilog-HDL


- Behavioral Level (RTL)assign {Co, Sum} = A + B + Ci
- Gate Level

 xor u0(.z(hs), .a1(A), .a2(B));
 xor u1(.z(Sum), .a1(Ci), .a2(hs));
 and u2(.z(hc0), .a1(A), .a2(B));
 and u3(.z(hc1), .a1(Ci), .a2(hs));
 or u4(.z(Co), .a1(hc0), .a2(hc1));

```
■ Switch Level


// AND gate of u2

pmos p0(VDD, nand, A),
p1(VDD, nand, B);
nmos n0(nand, wire1, A),
n1(wire1, GND, B);
pmos p2(VDD, hc0, nand);
nmos n2(hc0, GND, nand);
:
```




Top-Down Design Flow in ASIC

- Functionality
- performance
- data flow.





- model the submodule at behavior level
- re-simulation




- re-simulation

 Pre-designed and tested library component











Top Down ASIC Design Flow



Top Down ASIC Design Flow(Con't)



... xo03d1 u0(sum,a,b,c); an02d1 u1(g2,a,b);

...

Verilog-HDL Simulators

- \blacksquare VCS (Synopsys)
 - > Platform

Windows NT/XP, SUN Solaris (UNIX), Linux.

- *Modelsim (Mentor)*
 - ➤ Platform
 Windows NT/XP, SUN Solaris (UNIX), Linux.
- NC-Verilog (Cadence)
 - ➤ Platform
 Windows NT/XP, SUN Solaris (UNIX), Linux.
- Verilog-XL (Cadence)
 - ➤ Platform SUN Solaris (UNIX).
- Other Simulators
 - ➤ MAX+PLUS II, Quartus II (*Altera*)
 - ➤ Active HDL (Aldec), Silos (Silvaco), ...

Overview of Verilog Module


• A Verilog module includes the following parts:

```
module module_name (port_name);

port declaration
data type declaration
Task & function declaration
module functionality or declaration
timing specification
endmodule
```

Example of Adder

A Full Adder




Three Levels of Abstraction

A Full Adder

```
module adder (carry, sum, a, b, cin);
output carry, sum;
input a, b, cin;
       sum, carry;
reg
   always @(a or b or cin)
     \{carry, sum\} = a + b + cin;
endmodule //behavioral level
module adder (carry, sum, a, b, cin);
output carry, sum;
input a, b, cin;
       w0, w1, w2;
wire
   xor u0(sum, a, b, cin);
   and u1(w0, a, b);
   and u2(w1, b, cin);
   and u3(w2, cin, b);
         u4(carry, w0, w1, w2)
   or
endmodule //gate level
```

```
module adder (carry, sum, a, b, cin);
output carry, sum;
input a, b, cin;

assign {carry, sum} = a + b + cin;
endmodule //RTL level
```



Identifiers of Verilog

- Identifiers are user-provided name for Verilog objects within a description.
- Legal characters in identifiers:

```
a-z, A-Z, 0-9, _, $
```

- The first character of an identifier must be an alphabetical character (a-z, A-Z) or an underscore (_).
- Identifiers can be up to 1024 characters long.

Example:

```
Mux_2_1
abc123
ABC123
Sel_
A$b$10
```

Escaped Identifiers

- Escaped Identifiers start with a backslash () and end with a white space.
- They can contain any printable ASCII characters.
- Backslash and white space are not part of the identifiers.

Example:

```
module \2:1mux(out, a, b, sel);
not u0(\out, in);
```

Case Sensitivity

- Verilog is a case-sensitive language.
- You can run Verilog in case-insensitive mode by specifying —u command line option.

Example:

```
module inv(out, in); module Inv(out, in); ... endmodule endmodule
```

// Both *inv* and *Inv* are viewed as two different modules.

Verilog-HDL Structural Language

- Verilog Module
 - Modules are basic building blocks in hierarchy.
 - Every module description starts with module name(output_ports, input_ports), and ends with endmodule.
- Module Ports
 - Module ports are equivalent to the pins in hardware.
 - Declare ports to be *input*, *output*, or *inout* (bidirectional) in the module description.

Nets and Registers

- Nets: nets are continuously driven by the devices that drive them.
 - wire, wor, wand, ...
 - example: wire [7:0] w1,w2; wire [0:7] w1;
 - if wire is not vector type, then it doesn't need to declaration.
- Registers: registers are used extensively in behavioral modeling and in applying stimulus.
 - reg
 - example: reg [3:0] variable;

Registers

More Examples


Other Types of Nets


• Various net types are available for modeling designspecific and technology-specific functionality.


Net Types	Functionality
wire, tri wand, triand	For multiple drivers that are Wired-OR For multiple drivers that are Wired-AND
trireg	For nets with capacitive storeage
tri1	For nets with weak pull up device
tri0	For nets with weak pull down device
supply1	Power net
supply0	Ground net


Example of Nets

Example I











Example of Nets


Example II




Any floating input in a TTL logic gate acts like a logical 1 applied of that input.







An open collector TTL output operates wired AND function when two or more gates are wired together.



True Tables for tri, triand, and trior Nets

wire/ tri	0	1	х	z
0 1	0 X	х 1	X X	0 1
X Z	0	х 1	Х	X Z


wand/ triand	0	1	х	Z	
0	0	0	0	0	
1	0	1	Х	1	
х	0	Х	Х	Х	
Z	0	1	Х	Z	

wor/ trior	0	1	х	Z
0	0	1	Х	0
1	1	1	1	1
х	Х	1	Х	х
Z	0	1	Х	Z


Logic Level Modeling

Built-in primitive functions

Gates	MOS Switches and Bidirectional	Nets	
and buf nand bufif0 nor bufif1 or notif0 xor notif1 xnor pullup not pulldown	nmos tran pmos tranif0 cmos tranif1 rnmos rtran rpmos rtranif0 rcmos rtranif0	wire supply0 wand supply1 wor trireg tri tri1 triand tri0 trireg	



Switch Level Modeling




Operators Used in Verilog (Cont.)

Verilog Language Operators

Arithmetic Operators	+, -, *, /, %
Relational Operators	<, <=, >, >=
Equality Operators	==, !=, ===, !==
Logical Operators	!, &&,
Bit-Wise Operators	~, &, , ^, ~^
Unary Reduction	&, ~&, , ~ , ^, ~^
Shift Operators	>>, <<
Conditional Operators	?:
Concatenations	{}

Operators Used in Verilog (Cont.)

■ Precedence Rules for Operators



Operators Used in Verilog (Cont.)

■ The Relational Operators Defined

Relational Operators			
a < b	a less than b		
a > b	a greater than b		
a <= b	a less than or equal to b		
a >= b	a greater than or equal to b		

■ The Equality Operators Defined

Equality Operators			
a ===b	a equal to b, including x and z		
a !==b	a not equal to b, including x and z		
a != b	a equal to b, result may be unknown		
a != b	a not equal to b, result may be unknown		

Equality and Identity Operators

equality operator

=	0	1	х	z
0	1	0	x	x
1	0	1	x	x
x	x	x	х	x
z	х	x	х	x

■ identity operator

_	0	1	x	z
0	1	0	0	0
1	0	1	0	0
x	0	0	1	0
z	0	0	0	1

```
a = 2'b0x
b = 2'b0x
if (a == b)
$display("a is equal to b");
else
$display("a is not equal to b");
result: a is not equal to b
```

Operators

> Unary Operator

```
assign a = \sim b;
```

> Binary Operator

```
assign a = b\&c;
```

> Ternary Operator

```
assign out = sel ? a: b; //2-to-1 multiplexer
```

■ Comments

➢ One Line Comment

```
// this is an example of one line comment
```

➤ Multiple Line Comment

```
/* this is an example of multiple line comment */
```

> Error Comment Remarks

/* Error comment remark */ */

Operators Used in Verilog

- Index:
 - example: a[11:6], b[2], ...
- Concatenation: {n{<exp><, <exp>>*}}
 adder4 a1(sum,carry,{a[2],a[2:0]},b[3:0]);
 assign {carry, sum} = a+b+ci;
 sign = {4{in[3]}, in};
 temp = 2'b01;
 out = {2{2'b10}, 2'b11, temp}; //out=8'b1010_1101
- Arithmetic operation: +,-,*
 - example: a=b+c; x=y*z;
- Condition: = =, !=, >, <, >=, <=, ...
 - example: assign b = (a = 0);

Literal Numbers

- Literal integers are interpreted as decimal numbers in the machine word size (32 bits) by default.
- Size and base my be explicitly specified

<size>'<base><value>

- <size>: size in bits as a decimal number.
- <base>: b(binary), o(octal), h(hex), d(decimal).
- <value>: 0-9, a-f, x, z, ? (must be legal number in <base>)
- Four types of logic value
 (logical 0), 1 (logical 1), x (unknown), z (high impedence)

Literal Numbers (cont.)

Examples

12 32-bit decimal

8'd45 8-bit decimal

10'hF1 10-bit hex (left-extended with zero)

1'B1 1-bit binary

32'bz 32-bit Z

6'b001_010 6-bit binary with underscore for readability.

Underscores are ignored.

X and Z values are automatically extended.

A question mark? in <value> is interpreted as a Z.

Block Statement

- Block statement are used to group two or more statements together.
- Two Types of Blocks
 - Sequential Block
 - Enclosed by keyword *begin* and *end*.
 - Parallel Block
 - Enclosed by keyword *fork* and *join*.

initial		С
begin		
с		_
с		
end		

initial		c
fork		
С		_
с		
join		

always c		С
begin		
С		_
С		
end		

always c		
fork		
c		_
c		
join		

Procedural Timing Controls

• Three Types of Timing Controls

#<delay> : Simple delay.

@(<signal>): Event control with edge-trigger and level-sensitive controls.

wait(<expr>) : Level-sensitive control.


Edge-Trigger Control

posedge: positive edge. EX: always @(posedge clk)

negedge: negative edge. EX: always @(negedge clk)

Examples


```
always @(posedge clk)
begin
#5 q=d;
#1 qb=~d;
end
```





Procedural Timing Controls

• Examples

```
initial
begin
read=0;
wait(en1|en2) read=1;
#5 read=0;
end
```







Syntax of Verilog

- C-like structural language
 - statement: begin ... end, if ... else..., and so on.
 - free writing format: statement ended with ;.
 - remark: between /* */ or // until the line feed.
 - hierarchical modules.

High-level Programming Language Constructs

• Looping Controls

```
♦ forever loop
    example
         forever #100 clk=~clk;
         always #100 clk=~clk;
 repeat loop
    example
         repeat(mem_depth)
         begin
          mem[address]=0;
          address=address+1;
         end
```

```
while loop
<u>example</u>
while(val[index]==1'b0)
index=index-1;
```

```
for loop

example

for(index=0;index<size;
    index=index+1)

if(val[index]==1'bx)

$display("found an x");
```

High-Level Programming Language Constructs

Decision-making controls

```
if statement
  example
         if (set = 1) out = 1;
         if (clear = = 0) q = 0;
         else q = d;
case statement
  example
         case(instruction)
               2'b00: out = a + b;
               2'b01: out = a - b;
               default: out=0;
         endcase
```

Continuous Assignment

• Continuous assignment provide a means to abstractly model combinational hardware driving values onto nets. An alternate version of the 1-bit full adder is shown blow:

```
module FA(Cout, Sum, a, b, Cin);
output    Cout, Sum;
input    a, b, Cin;
assign    Sum = a ^ b ^ Cin,
         Cout = (a & b) | (b & Cin) | (a & Cin);
endmodule
```

Logic loop of Continuous Assignment

assign
$$a = b+a;$$
 $b \longrightarrow a$

Procedural Assignments

- Assignments made within procedural blocks are known as procedural assignments.
- The left-hand side of procedural assignment must be a data type in the **register** class.

Example

```
initial
begin
out=0;
#10 en1=~net23;
#5 set=(r1|en1)&net4;
end
```

Intra-Assignment Timing Control

• Previously described timing control.

```
#100 clk = ~ clk;
@(posedge clock) q = d;
```

• Intra-assignment timing control.

```
clk = #100 ~ clk;
q = @(posedge clock) d;
```

- Simulators perform two steps when encounter an intra assignment timing control statement.
 - Evaluate the RHS immediately.
 - Execute the assignment after a proper delay.

Intra-Assignment Timing Control

• Intra-assignment timing control can be accomplished by using the following constructs

With intra-assignment construct	With intra-assignment construct	
a = #10 b;	begin temp = b; #10 a = temp; end	
a = @(posedge clk) b;	begin temp = b; @ (posedge clk) a = temp; end	
a = repeat(3)@(posedge clk) b;	begin temp = b; @ (posedge clk) @ (posedge clk) @ (posedge clk) a = temp; end	

Non-Blocking Procedural Assignment

Blocking procedural assignment.

```
rega = #100 regb;
rega = @(posedge clk) regb;
```

Non-Blocking procedural assignment.

```
rega <= #100 regb;
rega <= @(posedge clk) regb;
```


- Schedule the assignment without blocking the procedural flow.
- Simulators perform two steps when encounter an nonblocking procedural assignment statement.
 - Evaluate the RHS immediately.
 - Schedule the assignment at a proper time.

Blocking Procedural Assignment

initail begin

$$a = #10 1;$$

subseteq a = b, subseteq a




Non-Blocking Procedural Assignment

initail begin

$$a \le #101$$
;

subseteq a = b, subseteq a = b, subseteq a = b, subseteq a, subseteq a, subseteq a evaluate at time subseteq a end



Hierarchical Design


Top-Down Design Methodology

```
module CPA4b(Cout, Sum, a,b,Cin);
output
            Cout:
output [3:0] Sum;
input [3:0]
            a,b;
input
            Cin;
wire [2:0]
adder
            fa0(c[0], Sum[0], a[0], b[0], Cin); //by position mapping
            fa1(.a(a[1]), .b(b[1]), .cin(c[0]), .carry(c[1]), .sum(Sum[1])); //by name mapping
adder
adder
            fa2(c[2], Sum[2], a[2], b[2], c[1]);
adder
            fa3(Cout, Sum[3], a[3], b[3], c[2]);
                                                                         4-bit
endmodule
                                                                        adder
module adder (carry, sum, a, b, cin);
output carry, sum;
input a, b, cin;
                                                        1-bit
                                                                   1-bit
                                                                              1-bit
                                                                                          1-bit
   assign \{carry, sum\} = a + b + cin;
                                                       adder
                                                                   adder
                                                                              adder
                                                                                         adder
endmodule
```

Delay Specification in Primitives


• Delay specification defines the propagation delay of that primitive gate.


not #10 u0(out, in);



Delay Specification in Primitives

Support (rise, fall, turn-off) delay specification.





Delay and Time Scales

- Delays
 - Gate Description

Modeling Seperate Rise and Fall Delays

```
not #<delay> not0(X,A);
where <delay> is
     (<rise dealy>,<fall delay>)
example: not #(2.23:2.33:2.66,3.33:3.47:3.9) not0(X,A);
```

Delay and Time Scales (cont.)

• Three-state drivers: include rise, fall, and **turn off** delays *example*: bufif1 #(2.2:2.3:2.6, 3.3:3.4:3.9, 0.2:0.2:0.2) u0(out, in);

Timescales

The `timescale compiler directive can be used to specify delays in explicit time units.

Syntax of the `timescale compiler directive:

`timescale <unit>/<precision>

example: `timescale 1ns/10ps

then the design will be simulated in units of 10 ps.

example: not #(2.337,3.472) not 1(X, A); 2.337ns will be scaled

to 2.34 ten pico-second units for simulation purposes.


Delay and Time Scales (cont.)

• The smallest precision of all the 'timescale determines the time unit of simulation.

```
`timescale 1ns/10ps module m1(...); ...

`timescale 100ns/1ns module m2(...); ...

`timescale 1ps/1ps module m3(...); ...
```



Compiler Directives

- All Verilog compiler directives are preceded by the accent sign ().
- Compiler directives remain active until they are overridden or deactivated.
- The `resetall compiler directive resets all the compiler directives to their default values (only if there is a default value).

Example:

`define s0 2'b00

`include "lib.v"

`timescale 10ns/100ps

Compiler Directives

• The *define* compiler directive provides a simple text-substitution facility.

```
Syntax: 'define <macro_name> <text_string> <text_string> will substitute <macro_name> at compile time.
```

• Typically use 'define to make the description more readable.

Example:

```
`define false 0
...
assign a = false; ==> assign a = 0;
```

Compiler Directives

• Use `include compiler directive to insert the contents of an entire file.

```
`include "lib.v"

`include "dir/lib.v"
```

- You can use 'include to
 - > include global or common definitions.
 - include tasks without encapsulating repeated code within module boundaries.

Parameters

- Parameters are constants rather than variables.
- Typically parameters are used to specify delays and width of variable.

Example:

```
module varmux(out, I0, I1, sel);
parameter width=2, delay=1;
output [width-1:0] out;
input [width-1:0] I0, I1;
input sel;
assign #delay out=sel? I1:I0;
endmodule
```

Overriding the Value of Parameters

• Use *defparam* and hierarchical name of that parameter to change the value of parameter.

Example:

```
module top;
...

varmux u0(out0, a0, a1, sel);
varmux u1(out1, a2, a3, sel);
defparam u1.width=4, u1.delay=2;
...

endmodule

Top.u0.width=2
Top.u0.delay=1
Top.u1.width=4
Top.u1.delay=2
```

System Tasks and Functions

- \$<identifier>
 - ➤ Sign '\$' denotes Verilog system tasks and functions.
 - ➤ A number of system tasks and functions are available to perform different operations such as
 - Finding the current simulation time (\$time).
 - Displaying/monitoring the values of signals (\$display, \$monitor).
 - Stopping the simulation (\$stop).
 - Finishing the simulatioon (\$finish).
- For more information on system tasks and functions, see the module "Support for Verification".

• 2-to-1 Multiplexer


```
module mux(out, I0, I1, sel);
output [3:0] out;
input [3:0] I0, I1;
input sel;
reg [3:0] out;

always @(I0 or I1 or sel)
if (sel==1'b1) out=I1;
else out=I0;
endmodule
```

//The output value will be changed when one of I0, I1, and sel input signals is changing.


• 2-to-1 Multiplexer

```
module mux(out, I0, I1, sel);
output [3:0] out;
input [3:0] I0, I1;
input sel;
assign out=sel?I1:I0;
endmodule
```




● 4-to-1 Multiplexer

```
module mux(out, I3, I2, I1, I0, sel);
output [3:0] out;
input [3:0] I3, I2, I1, I0;
input [1:0] sel;
        [3:0] out;
reg
 always @(I3 or I2 or I1 or I0 or sel)
   case (sel)
     2'b00: out=I0;
     2'b01: out=I1;
     2'b10: out=I2;
     2'b11: out=I3;
     default: out=4'bx;
   endcase
endmodule
```



• 4-to-1 Multiplexer




endmodule

• 3-to-1 Multiplexer

```
module mux(out, I3, I1, I0, sel);
output [3:0] out;
input [3:0] I3, I1, I0;
input [1:0] sel;
        [3:0] out;
reg
 always @(I3 or I1 or I0 or sel)
   case (sel) //synopsys full_case -> If condition 2'b10 is impossible
     2'b00: out=I0;
                                        to appear.
     2'b01: out=I1;
     2'b11: out=I3;
   endcase
endmodule // Require latches to synthesis the priority encoder circuit
              if the remark 'synopsys full_case' is not assigned.
```

Compound Logic

```
module complogic1(F, x, y, z);
output F;
input x, y, z;
 assign F = (x\&\sim y)|(y|z);
endmodule
module complogic2(F, x, y, z);
output F;
input x, y, z;
 not u1(yp, y);
 and u2(xy, x, yp);
 or u3(yz, y, z);
 or u4(F, xy, yz);
endmodule
```



casex I

```
\begin{array}{lll} \text{module top}(R1,R2,R3,I2,I1,I0);\\ \text{output} & R1,R2,R3;\\ \text{input} & I2,I1,I0;\\ \text{reg} & R1,R2,R3;\\ \\ \text{always} @ (I2 \text{ or }I1 \text{ or }I0)\\ & \text{casex} \ (\{I2,I1,I0\})\\ & 3'b1??: \{R1,R2,R3\}{=}3'b100;\\ & 3'b?1?: \{R1,R2,R3\}{=}3'b010;\\ & 3'b??1: \{R1,R2,R3\}{=}3'b001;\\ & \text{endcase} \\ \\ \text{endmodule} \end{array}
```

• casex II

```
module top(R1, R2, R3, I2, I1, I0);
output R1, R2, R3;
input I2, I1, I0;
reg R1, R2, R3;
always @(I2 or I1 or I0)
casex (1'b1)
I0: {R1, R2, R3}=3'b100;
I1: {R1, R2, R3}=3'b010;
I2: {R1, R2, R3}=3'b001;
endcase
endmodule
```

casez

```
\begin{array}{lll} \text{module top}(R1,R2,R3,I2,I1,I0);\\ \text{output} & R1,R2,R3;\\ \text{input} & I3,I1,I0;\\ \text{reg} & R1,R2,R3;\\ \\ \text{always} @ (I2 \text{ or }I1 \text{ or }I0)\\ & \text{casez} \left( \{I2,I1,I0\} \right)\\ & 3'b1??: \left\{ R1,R2,R3 \right\} = 3'b100;\\ & 3'b?1?: \left\{ R1,R2,R3 \right\} = 3'b010;\\ & 3'b?1: \left\{ R1,R2,R3 \right\} = 3'b001;\\ & \text{endcase} \\ \\ \text{endmodule} \end{array}
```

Comparator

```
module comparator(large, equal, less, a, b);
output large, equal, less;
input [3:0] a, b;
assign large = (a > b);
assign equal = (a == b);
assign less = (a < b);
endmodule
```

Hierarchical Modules


• 4-bit carry-propagate adder

```
module CPA(Cout, Sum, a,b,Cin);
                                                         module adder (carry, sum, a, b, cin);
output
            Cout:
                                                         output [3:0] carry, sum;
output [3:0] Sum;
                                                         input [3:0] a, b;
input [3:0]
            a,b;
                                                         input
                                                                       cin;
input
            Cin:
                                                            assign \{carry, sum\} = a + b + cin;
wire [2:0]
                                                         endmodule
adder
            fa0(c[0],Sum[0],a[0],b[0],Cin);
adder
            fa1(c[1],Sum[1],a[1],b[1],c[0]);
adder
            fa2(c[2],Sum[2],a[2],b[2],c[1]);
                                                            a[3] b[3] a[2] b[2] a[1] b[1] a[0] b[0]
adder
            fa3(Cout,Sum[3],a[3],b[3],c[2]);
endmodule
module adder (carry, sum, a, b, cin);
                                                              Full
                                                                               Full
                                                                       Full
                                                                                       Full
                                                                                                Cin
                                                   Cout←
                                                             Adder
                                                                              Adder
                                                                                       Adder
                                                                      Adder
output carry, sum;
input a, b, cin;
   assign \{carry, sum\} = a + b + cin;
endmodule
                                                            Sum[3] Sum[2] Sum[1] Sum[0]
```

Resource Sharing


```
module top1(out, a, b, c, sel);
                                module top2(out, a, b, c, sel);
output [4:0] out;
                                 output [4:0] out;
                                 input [3:0] a, b, c;
input [3:0] a, b, c;
input sel;
                                              sel;
                                 input
reg [4:0] out;
                                 reg [4:0] out;
always @ (a or b or c or sel)
                                 always @ (a or b or c or sel)
                                   if (sel) out=a+b;
  if (sel) out=a+b;
  else out=a-c;
                                   else
                                         out=a+c;
endmodule //can't be shared
                                endmodule //can be shared
```

• 1-bit latch




• 1-bit register with a synchronous reset

```
module D_FF(q, d, clk, load, rst);
output q;
input d, clk, load, rst;
reg q;
always @(posedge clk)
if (rst==1'b0) q=0;
else if (load==1'b1) q=d;
endmodule
```



• 1-bit register with a asynchronous reset

```
module D_FF(q, d, clk, load, rst);
output q;
input d, clk, load, rst;
reg q;
always @(posedge clk or negedge rst)
  if (rst==1'b0) q=0;
  else if (load==1'b1) q=d;
endmodule
```




• 4-bit up counter with load and enable signals

```
module counter(q, in, load, enable, rst, clk);
output [3:0] q;
input [3:0] in;
                                                                  <del>/</del> q
input
              clk, load, rst, enable;
                                                          4-bit
                                                 clk-
reg [3:0] q;
                                                        counter
                                             enable
 always @(posedge clk or negedge rst)
                                               load
   if (rst==1'b0) q=0;
                                                 rst
   else if (load==1'b1) q=in;
       else if (enable==1'b1) q=q+1;
endmodule
```

Register with Combination Logic

```
module DFFE(Out, A, B, CLR, CLK);
output Out;
input A, B, CLR, CLK;
reg Out;
always @(posedge CLK or negedge CLR)
  if (CLR==1'b0) Out=0;
  else Out=(A&Out)|B;
endmodule
```



Mealy Machine (Finite State Machine)


```
module mealy(out, in, rst, clk);
 output
              out;
                                                               0/0
                                                                          0/0
                                                   In/Out
 input
              in:
              clk, rst;
 input
                                                                             0/0
 reg
              out:
        [1:0] state;
 reg
 parameter s0=2'd0, s1=2'd1, s2=2'd2, s3=2'd3;
                                                                1/0
 always @(posedge clk or negedge rst)
   if (rst==0) begin state=s0; out=0; end
   else begin
       case (state)
         s0: if (in==0) begin out=0; state=s1; end
                       begin out=0; state=s0; end
             else
         s1: if (in==0) begin out=0; state=s1; end
                       begin out=0; state=s2; end
             else
         s2: if (in==0) begin out=0; state=s3; end
                       begin out=0; state=s0; end
             else
         s3: if (in==0) begin out=0; state=s1; end
             else
                       begin out=1; state=s2; end
         default: state=s0;
       endcase
   end
endmodule
```

Moore Machine

```
0
module moore(out, in, rst, clk);
 output
             out;
 input
              in;
              clk, rst;
 input
              out;
reg
        [1:0] state;
 reg
 parameter s0=2'd0, s1=2'd1, s2=2'd2, s3=2'd3;
 always @(posedge clk or negedge rst)
   if (rst==0) begin state=s0; out=0; end
   else begin
       case (state)
         s0: begin out=0; if (in==0) state=s1; else state=s0; end
         s1: begin out=0; if (in==0) state=s1; else state=s2; end
         s2: begin out=0; if (in==0) state=s3; else state=s0; end
         s3: begin out=1; if (in==0) state=s1; else state=s2; end
         default: state=s0;
       endcase
   end
endmodule
```

• RAM

```
module RAM(out, in, addr, RW, CS);
output [7:0] out;
input [7:0] in;
input [3:0] addr;
           RW,CS;
input
      [7:0] out;
reg
      [7:0] DATA[15:0];
reg
always @(negedge CS)
begin
  if (RW==1'b0) //READ
     out=DATA[addr];
  else
   if (RW==1'b1) //WRITE
      DATA[addr]=in;
   else
     out=8'bz;
 end
endmodule
```



out

• ROM

```
module ROM Oe(out, addr, CS);
output [15:0] out;
input [3:0] addr;
           CS:
input
                                          addr
     [15:0] out;
reg
     [15:0] ROM[15:0];
reg
                                                     RAM
always @(negedge CS)
begin
 ROM[0]=16'h5601; ROM[1]=16'h3401;
 ROM[2]=16'h1801; ROM[3]=16'h0ac1;
 ROM[4]=16'h0521; ROM[5]=16'h0221;
 ROM[6]=16'h5601; ROM[7]=16'h5401;
 ROM[8]=16'h4801; ROM[9]=16'h3801;
 ROM[10]=16'h3001; ROM[11]=16'h2401;
 ROM[12]=16'h1c01; ROM[13]=16'h1601;
 ROM[14]=16'h5601; ROM[15]=16'h5401;
 out=ROM[addr];
end
endmodule
```

• I/O read/write

```
reg clk, rst, start;
reg buffer[255:0];
:
initial
begin
clk=0; rst=0; start=0;
$readmemb("c:/temp/in.dat",buffer);
#10 rst=1;
#30 start=1;
:
end
```

```
clk, rst;
reg
integer f2;
parameter D=10;
initial
 begin
  clk=0;rst=0;
  #D #D #D rst=1;
  f2=$fopen("c:/lss.dat");
  $fdisplay(f2,"%d", out);
  $fclose(f2);
  $stop; $finish;
end
endmodule
```

User Defined Primitives

- UDPs permit the user to augment the set of predefined primitive elements.
- Use of UDPs may reduce the amount of memory required for simulation.
- Both level-sensitive and edge-sensitive behavior is supported.

UDP Table Symbols

symbol	Interpretation	Comments				
0	Logic 0 Logic 1					
x ?	Unknown Iteration of 0, 1, and x	input field				
b	Iterayion of 0 and 1	input field input field				
(vw)	No change Change of value from v to w	output field				
* r	Same as (??) Same as (01)	Any value change on input Rising edge on input				
f p	Same as (10) Iteration of (01), (0x), and (x1)	Falling edge on input Positive edge including x				
n	Iteration of (10), (1x), and (x0)	Negative edge including x				

UDP Definition

Pure combinational Logic

```
primitive mux(o,a,b,s);
output o;
input a,b,s;
 table
// a b s : o
   0 ? 1 : 0;
   1?1:1;
   ? 0 0 : 0;
   ? 1 0 : 1;
   0 \ 0 \ x : 0;
   1 \ 1 \ x : 1;
 endtable
endprimitive
```

- **■** The output port must be the first port.
- UDP definitions occur outside of a module
- All UDP ports must be declared as scalar inputs or outputs. UDP ports cannot be inout.
- Table columns are inputs in order declared in primitive statement-colon, output, followed by a semicolon.
- Any combination of inputs which is not specified in the table will produce an 'x' at the output.

UDP Definition (cont.)

Level-sensitive Sequential Behavior

- The '?' is used to represent don't care condition in either inputs or current state.
- The '-' in the output field indicates 'no change'.


UDP Definition (cont.)

Edge-sensitive Sequential Behavior

```
// ignore negative edge of clock
    (?0) ? : ? : -;
// ignore data changes on steady clock
    ? (??): ? : -;
endtable
endprimitive
```

■ Note that the table now has edgeterms representing transitions on inputs.


- Verilog provides multiple levels of logic strengths for accurate modeling of signal contention.
- Logic strength modeling resolves combinations of signals into known or unknown values to represent the behavior of the hardware with maximum accuracy.



without strength modeling, if A=0, B=1, then Y=X (unknow).

however, the real situation is if A=0, B=1, then Y=0.

Adding logic strength properties to Verilog primitive.



When A=0 and B=1, Verilog-XL will resolve Y to logic 0.

Strength


0 Strength						1 Strength									
7 Su0	6 St0	5 Pu0	4 La0	3 We0	2 Me0	1 Sm0	0 HiZ0	0 HiZ1	1 Sm1	2 Me1	3 We1	4 La1	5 Pu1	6 St1	7 Su1
strong weak strong															

Signal Strength Value System.

Strength	Values	%v f0	rmats	Specification mnemonics		
7 Supply	Drive	Su0	Su1	supply0	supply1	
6 Strong	Drive (default)	St0	St1	strong0	strong1	
5 Pull	Drive	Pu0	Pu1	pull0	pull1	
4 Large	Capacitive	La0	La1	large		
3 Weak	Drive	We0	We1	weak0	weak1	
2 Medium	Capacitive	Me0	Me1	medium		
1 Small	Capacitive	Sm0	Sm1	small		
0 High Z	Impedance	HiZ0	HiZ1	highZ0	highZ1	

• If two values of unequal strength combines in a wired net configuration, the stronger signal is the result.

Example:




Syntax

<GATETYPE><drive_strength>?<delay><gate_instance>;
where <drive_strength> may be (<strength0>, <strength1>) or
(<strength1>, <strength0>)

Example

not (weak1, strong0) u0(Y, A); not (strong0, strong1) u1(Y, A);



• You can use %v format specificity to display the strength of a net.

\$monitor("at time=%t, the strength of Y is %v", \$time, Y);

Specify Blocks

- What is a specify block?
 - Specify block let us add timing specifications to paths across a module.



Example of Specify Blocks

```
module DFF (q, d, clk);
input d, clk;
output q;
        notifier;
reg
   UDP_DFF u0(q, d, clk notifier);
   specify
     specparam
         InCap$d = 0.024, Tsetup$d_cp = 0.41, Thold$d_cp = 0.2;
         (clk => q) = (0.390, 0.390);
         $setup(d, posedge clk, Tsetup$d_cp, notifier);
                                                         perform timing check
         $hold(posedge clk, d, Thold$d_cp, notifier);
   endspecify
endmodule
```

file2.v

file3.v

Starting the Verilog-XL Simulation

■ UNIX Environment

```
verolog <command_line_options> <design file>


Example 1:
    unix> verilog adder.v

Example 2:
    unix> verilog file1.v file2.v file3.v

or
    unix> verilog –f file4


file4 content in the text mode:
```

Testing and Verification of Full Adder



- Test the full adder's Verilog model by applying test patterns and observing its output responses.
 - Stimulus and control: Changes on device inputs, simulation finish time, ... etc.
 - Device under test: Behavior, gate, or switch level modules.
 - Response generation and verification: Which signals to save/display, verification of generated response.

Verilog HDL



Example with a Test Fixture

A Full Adder

```
module testfixture;
       a, b, cin;
reg
wire sum, carry;
  adder u0 (carry, sum, a, b, cin);
  initial begin
   $monitor($time, "a=%b b=%b
   cin=%b sum=%b carry=%b",
    a, b, cin, sum, carry);
       a=0; b=0; cin=0;
   #10 a=0; b=0; cin=1;
   #10 a=0; b=1; cin=0;
   #10 a=0; b=1; cin=1;
   #10 a=1; b=0; cin=0;
   #10 a=1; b=0; cin=1;
   #10 a=1; b=1; cin=0;
   #10 a=1; b=1; cin=1;
   #10 $stop; #10 $finish;
 end
endmodule
```

```
module adder (carry, sum, a, b, cin);
output carry, sum;
input a, b, cin;
wire w0, w1, w2;

xor u0(sum, a, b, cin);
and u1(w0, a, b);
and u2(w1, b, cin);
and u3(w2, cin, b);
or u4(carry, w0, w1, w2)
endmodule
```

```
This will generate some text outputs as

0 a=0 b=0 c=0 sum=0 carry=0
10 a=0 b=0 c=1 sum=1 carry=0
... ...
```

Useful System Tasks

- Always and Initial
 - > always
 - > initial
 - \$stop: Stopping the simulation.
 - \$finish: Finishing the simulation.
- Monitoring Commands
 - > Text Format Output
 - \$monitor(\$time,"a=%d, b=%b,...\n",a,b);
 - > Graphic Output
 - \$gr_waves("<signal_label>",<signal>, ...);
 - \$SimWave: \$shm_open("<file_name>"), \$shm_probe()

Monitor System Task

• Any expression parameter that has no corresponding format specification is displayed using the default decimal format.


```
%h or %H
              display in hexadecimal format
              display in decimal format
%d or %D
%0 or %0
              display in octal format
%b or %B
              display in binary format
              display in ASCII character format
%c or %C
              display net signal strength
%v or %V
%n or %N
              display net normalized voltage in Switch-RC
              display hierarchical name
%m or %M
              display as a string
%s or %S
%t or %T
              display in current time format
```

SimWave

- Using system tasks to save the circuit state into waveform database.
- You can use *SimWave* to view the signal waveforms after Verilog-XL simulation.
- Example

```
module testfixture;
.....
initial begin
$shm_open("adder.shm");
$shm_probe("A");
....
#10 $finish; end
endmodule
```

SimWave Window



Trouble Shooting

- If **a=b** is triggered by some event, **a** must be declared as **reg**.
- A bus signal must be declared as wire.
- The negative value **should be sign-extended**.
- The port size and number of a module should match anywhere it is referred.