



# **Static-Timing Analysis?**

- STA is a tool to determine the delay of integrated digital circuits.
- In order to have a properly operating circuit, not only the design needs to be well done, but also its operating points must be determined.
- its worst case delay determines the maximum speed (frequency) at which the circuit will operate as expected.
- Static-Timing Analysis a key measurement for the circuit performace, as well be used for optimization purposes.
- Static-Timing Analysis is a determenistic way of computing the delay imposed by the circuits design and layout
- From Deterministic STA to Statistical STA







- There are several key abnormalilites in a real clock signal
  - **Skew** is the deterministic difference in the time when a clock arrives at a flip-flop
  - Jitter is the random difference in the time when a clock arrives at a flip-flop
  - Latency is the time taken by a clock signal to reach the pins of sequential cells from the source of the clock.
  - Clock latency is also known as the insertion delay.
  - Clock uncertainty refers to the deviation of the actual time event in a clock signal with respect to the time point where it would occur ideally

greathand.kim@gmail.com


- Delay
  - RISE Delay
  - FALL\_Delay
- T1=2ns, T2=2.5ns, CIK's SKEW = 0.5ns
- SKEW는 클럭의 delay가 아니고, "가장 빨리 도달하는 클럭과 가장 늦게 도달하는 클럭의 차이"
- SLACK 마진(여유)
  - Slack = -5ns, clock = 10ns, cell\_delay = 15ns, → negative slack
- SLEW PAD의 특성값, Slew Rate Control PAD





- launch edge
- capture edge
- source clock
- destination clock
- setup requirement
- setup relationship
- hold requirement
- hold relationship

- Global Timing Constraints
  Path Specific Timing Constraints
- Multicycle Paths
- False Paths



# Introduction for Lab

- Xilinx Design Constraint (XDC) file to constrain the pin locations(Lab1)
- Xilinx Design Constraint (XDC) file to constrain the timing of the circuit(Lab2)
- Run static timing analysis(Lab3)
- Use IP Catalog to generate a clocking core(Lab4)
- a I/O Planning project(Lab5)
- Use hardware debugger to debug a design(Lab6)


greathand.kim@gmail.com

# **Achieving Timing Closure**

# **Objectives**

# After completing this module, you will be able to:

- Describe a flow for obtaining timing closure
- Interpret a timing report and determine the cause of timing errors
- Apply Timing Analyzer report options to create customized timing reports




# **Timing Reports**


- Timing reports help you determine why your design fails to meet its constraints
  - Reports contain detailed descriptions of paths that fail their constraints
- The implementation tools can create timing reports at two points in the design flow
  - Post-Map Static Timing Report
    - · Use for an early indication as to whether your design might meet timing
  - Post-Place & Route Static Timing Report
    - · Use as a final analysis of whether your design has met timing
- The Timing Analyzer is a utility for creating and reading timing reports

greathand.kim@gmail.com

# **Using the Timing Analyzer**


- Double-click Analyze Post-Place & Route Static Timing
  - Opens the Post-Place & Route Static Timing Report
  - Allows you to create custom reports
- Open a plain text version by clicking Static Timing Report in the Design Summary screen







- Shows the placement of logic in a delay path
  - Right-click on the delay path to see this option
  - The FPGA Editor view is used for seeing the actual placement and routing used
  - The Technology view shows logical path through components



# **Timing Report Structure**


- Timing constraints
  - Number of paths covered and number of paths that failed for each constraint
  - Detailed descriptions of the longest paths
- Data sheet report
  - Setup, hold, and clock-to-out times for each I/O pin
- Timing summary
  - Timing errors (number of failing paths)
  - Timing score (total number of ps of all constraints that were missed)
- Timing report description
  - Allows you to easily duplicate the report

greathand.kim@gmail.com

# **Paths Reported**

- Setup paths
  - Slowest delay paths for each constraint
  - Defaults to the three longest paths
- Hold paths
  - Fastest delay paths for each constraint
- Component switching limits
  - Checks that the toggle rate and duty cycle are in limits with specification





# **Estimating Design Performance**

- Performance estimates are available before implementation is complete
- Synthesis Report
  - Logic delays are accurate
  - Routing delays are estimated based on fanout
  - Reported performance is generally accurate to within 30 percent
- Post-Map Static Timing Report
  - Logic delays are accurate
  - Routing delays are estimated based on placement and fanout

# **Analyzing Post-Place & Route Timing**

- There are many factors that contribute to timing errors, including
  - Poor micro-architecture
  - Neglecting synchronous design rules or using incorrect HDL coding style
  - Poor synthesis results (too many logic levels in the path)
  - Inaccurate or incomplete timing constraints
  - Poor logic mapping or placement
- Each root cause has a different solution
  - Rewrite HDL code
  - Ensure that synthesis constraints are correct and use proper synthesis options
  - Add path-specific timing constraints
  - Resynthesize or reimplement with different software options
- Correct interpretation of timing reports can reveal the most likely cause
  - Therefore, the most likely solution

greathand.kim@gmail.com

### Case 1

```
| Data Path: source to dest | Delay type | Delay(ns) | Logical Resource(s) | | Compared to the compared to the
```

- This path is constrained to 3 ns
- What is the primary cause of the timing failure?

### Case 1 Answer

```
Data Path: source to dest
    Delay type Delay (
                      Delay(ns) Logical Resource(s)
   Tcko 0.290 net (fanout=7) 0.325
                            0.290
                                   source
                                   net_1
lut_1
                           0.060
  net (fanout=1)
                                    lut 2
    net (fanout=1)
                            0.245
                                    net_3
lut_3
    Tilo
                          0.204
    net (fanout=1)
    Tdick
                                    dest
                           3.044ns (0.770ns logic, 2.274ns route)
(25.3% logic, 74.7% route)
    Total
```

- What is the primary cause of the timing failure?
  - The net\_2 signal has a long delay and low fanout
  - Most likely cause is poor placement

greathand.kim@gmail.com

### **Poor Placement: Solutions**

- Increase placement effort level (or overall effort level)
- PAR extra effort or SmartXplorer
  - Covered in the "Advanced Implementation Options" module
- Area constraints with the PlanAhead<sup>™</sup> tool
  - Covered in the Designing with the PlanAhead Analysis and Design Tool course

### Case 2

- This path is also constrained to 3 ns
- What is the primary cause of the timing failure?

greathand.kim@gmail.com

### Case 2 Answer

```
Data Path: source to dest
Delay type Delay(ns) Logical Resource(s)
   net (fanout=7) 0.290
Tilo
                                 source
                          0.125 <u>net 1</u>
  net (fanout=187)
    net (fanout=1)
                         0.174
                                 net 3
                        0.060
                                 lut_3
   net (fanout=1)
                                  net_4
   Tdick
                                 dest
                        3.773ns (0.770ns logic, 3.003ns route)
    Total
```

- What is the primary cause of the timing failure?
  - The signal net\_2 has a long delay, but the fanout is not low
  - Most likely cause is high fanout

# **High Fanout: Solutions**

- Most likely solution is to duplicate the source of the high-fanout net
  - If the net is the output of a flip-flop, the solution is to duplicate the flip-flop
    - · Use manual duplication (recommended) or synthesis options
  - If the net is driven by combinatorial logic, locating the source of the net in the HDL code can be more difficult
    - · Use synthesis options to duplicate the source
    - · Duplicate one or more flip-flops upstream from the net

greathand.kim@gmail.com

### Case 3

- This path is also constrained to 3 ns
- What is the primary cause of the timing failure?

### Case 3 Answer

- What is the primary cause of the timing failure?
  - There are no really long delays, but there are a lot of logic levels


greathand.kim@gmail.com

# **Too Many Logic Levels: Solutions**

- The implementation tools cannot do much to improve performance
- The netlist must be altered to reduce the amount of logic between flip-flops
- Possible solutions
  - Check whether the path is a multicycle path
    - · If yes, add a multicycle path constraint
  - Ensure that proper constraints were used during synthesis
  - Use the retiming option during synthesis to distribute logic more evenly among flip-flops
  - Confirm that good coding techniques were used to build this logic (no nested if or case statements)
  - Change the micro-architecture of this path
    - · Add a pipeline stage, manually re-pipeline...

# **Selecting a Timing Report**

- Select Timing > Run Analysis to create a report using the currently defined options
- From there you can select from four different types of timing reports




greathand.kim@gmail.com

# **Types of Timing Reports**


- Analyze Against Design Timing Constraints
  - Compares design performance with timing constraints
  - Most commonly used report format
    - Used for Post-Map and Post-Place & Route Static Timing Reports if the design contains constraints
- Analyze Against Auto-Generated Design Constraints
  - Determines the longest paths in each clock domain
  - Use with designs that have no constraints defined
    - Used for Post-Map and Post-Place & Route Static Timing Reports if the design contains no constraints

# **Types of Timing Reports**

- Analyze Against User Specified Paths by Defining Endpoints
  - Custom report for selecting sources and destinations
- Analyze Against User Specified Paths by Defining Clock and I/O Timing
  - Allows you to define PERIOD and OFFSET constraints on-the-fly
  - Use with designs that have no constraints defined




# Report Options Tab Report failing paths only: Lists only the paths that fail to meet your specified timing constraints Constraint details Specify the number of detailed paths reported per constraint Do unconstrained analysis: Allows you to list some or all of the unconstrained paths in your design You can also generate additional report sections greathand.kim@gmail.com



# **Filter by Net Tab**


- Restrict which paths are reported by selecting specific nets
- Each net is set to default
  - Disabling any net excludes paths containing that net from being analyzed and included with the timing report
  - If all nets are left as Default, all nets are included



greathand.kim@gmail.com

# **Path Tracing Tab**

- Enables or disables certain propagation paths
  - reg\_sr\_o: If enabled, the path from the async preset/clear port of a flip-flop to the output is considered a combinatorial path
    - Describes the asserting edge of the preset/clear
    - Should be used when the preset/clear is not driven by a global reset, which is not recommended
  - reg\_sr\_r: If enabled, the recovery arc of the flip-flop is checked
    - Ensures that the preset/clear condition was deasserted sufficiently before the clock to ensure that the flip-flip assumes its non-reset behavior
    - Required to ensure that all flip-flops come out of reset at the same time
    - Should be enabled in the constraints: ENABLE = reg\_sr\_r;



# **Summary**

- Timing reports enable you to determine how and why constraints were not met
- Use the Synthesis Report and Post-Map Static Timing Report to estimate performance before running Place & Route
- The detailed path description offers clues to the cause of timing failures
- Cross-probe to see the placement and a technology view of a timing path
- The Timing Analyzer can generate various types of reports for specific circumstances