VHDL - FSM

2015.07.22

강의자:23기 백두현




목차

- □ FSM이란?
- Moore machine
- ☐ Mealy machine
- □ 과제 : 신호등



FSM 이란?

☐ FSM(Finite State Machine)



"Sequential하게 Finite한 개수의 State를 State Transition하는 Machine이다." (순차적으로 State 변이하는 유한한 개수의 State로 이루어진 장치.)




FSM 이란?

- □ Sequential Logic과 Combinational Logic
 - Combinational Logic(조합회로)
 - □ Present Output은 Present Input에 관하여만 영향을 미침.
 - Sequential Logic(순차회로)
 - □ Past Input이 계속 Present Output에 영향을 미침.
 - ☐ Sequential Logic = Combinational Logic + Memory



FSM 이란?

State Diagram




- State간의 이동을 나타낸다.
- 해당 State에서 취할 행동을 결정한다.

좋은 State Machine 일수록 State가 간결해 진다. => System의 소요시간이 줄어든다.



Moore Machine

- Moore Machine Output only depends upon Present State.
 - Outputs are unconditional(not directly dependent on input signal)





Moore Machine

57

58

59

60

61

state <= s3;

end if:

end case:

end if:

end process:


■ Moore Machine Source(From ALTERA)

```
-- A Moore machine's outputs are dependent only on the current state.
      -- The output is written only when the state changes. (State
                                                                                  -- Output depends solely on the current state
      -- transitions are synchronous.)
                                                                         64
                                                                                  process (state)
                                                                         65
     library ieee:
     use ieee std logic 1164 all;
                                                                         67
                                                                                     case state is
                                                                         68
                                                                                        when s0 =>
    ⊟entity moore 4s is
                                                                                           data out <= "00";
                                                                         69
                                                                         70
                                                                                         when s1 =>
11
                   : in std logic;
           c1k
                                                                         71
                                                                                         data out <= "01";
12
           data_in : in std_logic;
                                                                         72
                                                                                        when s2 =>
13
          reset : in std logic;
                                                                         73
                                                                                        data out <= "10";
14
           data out : out std logic vector(1 downto 0)
                                                                         74
                                                                                        when s3 =>
1.5
                                                                         75
                                                                                        data out <= "11";
16
                                                                         76
                                                                                     end case;
17
     end entity;
                                                                         77
                                                                                  end process;
                                                                         78
    ⊟architecture rtl of moore_4s is
19
20
                                                                         79
                                                                              Lend rtl;
21
        -- Build an enumerated type for the state machine
                                                                         80
22
        type state type is (s0, s1, s2, s3);
                                                                                                                                                 Data in = 0
23
24
        -- Register to hold the current state
25
        signal state : state type;
26
                                                                                                                                       s0
27 Ebegin
                                                                                                         Data_in = 1
                                                                                                                                                           Data_in = 1
        -- Logic to advance to the next state
29
       process (clk, reset)
           if reset = '1' then
31
32
            state <= s0;
33
           elsif (rising edge(clk)) then
34
   case state is
35
                   if data in = '1' then
36
                                                                                                                                                                     Data in = 0
                                                                                               Data_in = 0
                                                                                                                      s3
                                                                                                                                                        s1
37
                     state <= s1;
38
39
                   state <= s0;
40
                   end if:
41
                 when s1=>
                   if data in = '1' then
42
43
                   state <= s2;
44
                   else
                                                                                                                                                           Data in = 1
                                                                                                          Data in = 1
45
                   state <= s1;
                                                                                                                                       s2
46
                   end if:
47
                 when s2=>
48
                   if data in = '1' then
49
                     state <= s3;
50
                   else
                                                                                                                     Data in = 0
51
                   state <= s2;
52
                   end if:
53
                   if data_in = '1' then
54
55
                    state <= s0;
56
                   else
```

New generation of Robotics

Mealy Machine

- Mealy Machine Outputs determined by the current state and the current inputs.
 - Outputs are conditional(directly dependent on input signals)





Mealy Machine

61

62

63 64 65

66

end if:

end case.


end process;

■ Mealy Machine Source(From ALTERA)

```
F-- A Mealy machine has outputs that depend on both the state and
                                                                               -- Determine the output based only on the current state
                                                                                -- and the input (do not wait for a clock edge).
      -- the inputs. When the inputs change, the outputs are updated
      -- immediately, without waiting for a clock edge. The outputs
                                                                               process (state, data in)
                                                                       70
      -- can be written more than once per state or per clock cycle.
                                                                                begin
                                                                       71
                                                                           ₽
                                                                                  case state is
                                                                       72
                                                                                      when s0=>
      library ieee:
                                                                           if data_in = '1' then
      use ieee.std_logic_1164.all;
                                                                       73
                                                                       74
                                                                           上
                                                                                          data_out <= "00";
                                                                       75
    ⊟entity mealy_4s is
                                                                       76
                                                                                          data_out <= "01";
                                                                       77
                                                                                        end if:
11
                                                                                      when s1=>
12
                                                                           一一一
                                                                                        if data in = '1' then
                                                                       79
13
                   : in std logic;
                                                                       80
                                                                                          data_out <= "01";
14
            data_in : in std_logic;
                                                                       81
15
           reset : in std logic;
                                                                                          data_out <= "11";
                                                                       82
16
           data out : out std logic vector(1 downto 0)
                                                                       83
                                                                                        end if:
17
                                                                       84
                                                                                      when s2=>
18
                                                                                        if data in = '1' then
                                                                       85
19
      end entity;
                                                                                          data_out <= "10";
                                                                       87
21
    Earchitecture rtl of mealy 4s is
                                                                                        data out <= "10";
22
                                                                       89
                                                                                        end if:
23
         -- Build an enumerated type for the state machine
                                                                                      when s3=>
24
        type state type is (s0, s1, s2, s3);
                                                                                        if data_in = '1' then
                                                                       91
                                                                           Ė
                                                                                                                                                                      Data in = 0
25
                                                                       92
                                                                                        data_out <= "11";
26
         -- Register to hold the current state
                                                                       93
                                                                           else
        signal state : state type;
27
                                                                       94
                                                                                        data out <= "10";
28
                                                                       95
                                                                                        end if:
                                                                                                                                                          s0
29 | begin
                                                                       96
                                                                                   end case;
30
        process (clk, reset)
                                                                       97
                                                                                                                         Data_in = 1
                                                                                                                                                                                 Data in = 1
                                                                                end process;
         begin
                                                                       98
           if reset = '1' then
32
                                                                            Lend rtl;
33
              state <= s0;
            elsif (rising_edge(clk)) then
34
35
              -- Determine the next state synchronously, based on
36
              -- the current state and the input
37
38
                  when s0=>
39
    Ė
                    if data_in = '1' then
                                                                                                             Data_in = 0
                                                                                                                                       s3
                                                                                                                                                                              s1
                                                                                                                                                                                            Data in = 0
40
                      state <= s1:
41
                    else
                    state <= s0;
43
                    end if:
44
                  when s1=>
                    if data_in = '1' then
45
46
                      state <= s2;
47
48
                    state <= s1;
49
                    end if;
                                                                                                                         Data_in = 1
                                                                                                                                                                                 Data_in = 1
50
                  when s2=>
                                                                                                                                                          s2
                    if data in = '1' then
51
52
                      state <= s3;
53
54
                     state <= s2;
55
                    end if:
                                                                                                                                      Data in = 0
56
                  when s3=>
                    if data_in = '1' then
57
58
                      state <= s3;
59
60
                      state <= s1;
```



Mealy Machine ?? Moore Machine??



- Mealy 또는 Moore Machine의 선택은 시스템에 맞추어 간다.
- 시스템에 따라 Mealy 와 Moore Machine 모두 쓰일 수 있다.
- State Machine의 Source는 규정 되어 있지 않다.

