


Computer Architecture Lab


11. cache 1

Cache




Insertion sort, random access

- How I/D L1 hit operates, how I/D L1 miss operates




- How I/D L1 hit operates, how I/D L1 miss operates



Insertion sort, random access

- When and how main memory(L2) operates



CINT95 Benchmarks

Table 1 – CINT95 Benchmarks

Benchmark	Application Area	Specific Task
li	Language interpreter	Lisp interpreter
vortex	Database	Builds and manipulates three interrelated databases
tomcatv	Geometric Translation	Generation of a two-dimensional vectorized mesh

- Change cache configuration
 - ✓ Unified cache / Separate cache
 - ✓ L1 cache size / L2 cache size
 - ✓ Large block size / Small block size
 - ✓ Direct-mapped / Set-associative

Setting SimpleScalar

1. Unzip `simplesim-3v0e.tgz` file at Home directory



2. (Terminal) `cd simplesim-3.0`


```
mpl@mpl-virtual-machine: ~/
To run a command as administrator (user "root"
See "man sudo_root" for details.

mpl@mpl-virtual-machine:~$ cd simplesim-3.0/
mpl@mpl-virtual-machine:~/simplesim-3.0$
```

Setting SimpleScalar

3. Download the Benchmark file in klas

4. Unzip the prj4_SS_CACHE - 2023.zip, Copy and paste in the simplesim-3.0 directory



5. make config-pisa-> make-> make sim-tests

```
mpl@mpl-virtual-machine: ~/simplesim-3.0

To run a command as administrator (user "root"), use "sudo"
See "man sudo_root" for details.

mpl@mpl-virtual-machine:~$ cd simplesim-3.0/
mpl@mpl-virtual-machine:~/simplesim-3.0$ make config-pisa
```

```
hine:~/simplesim-3.0$ make
```

```
~/simplesim-3.0$ make sim-tests
```


Write configuration file

- To seek help, type the following command
 - ✓ `./sim-cache -h`

The cache config parameter <config> has the following format:

`<name>:<nsets>:<bsize>:<assoc>:<repl>`

`<name>` - name of the cache being defined

`<nsets>` - number of sets in the cache

`<bsize>` - block size of the cache

`<assoc>` - associativity of the cache

`<repl>` - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

Examples: `-cache:dl1 dl1:4096:32:1:l`
`-dtlb dtlb:128:4096:32:r`

Write configuration file

- Cache setting : `gedit ./config/mycache.cfg`

[bytes]	Cache Level 1	Cache Level 2
# of sets	32	256
Block size	16	64
Associativity	1	1
Total Cache size	512	16,384

-cache:il1 il1:32:16:1:l

-cache:dl1 none

-cache:il2 il2:256:64:1:l

-cache:dl2 none

-tlb:itlb none

-tlb:dtlb none

#Data L1 cache

#Instruction L2 cache

#Data L2 cache

#Instruction TLB

#Data TLB

Typing
these

Write configuration file (example)

- Cache setting : gedit ./config/mycache.cfg

```
Open ▼ [icon] mycache.cfg
~/simplsim-3.0/config
1 -cache:il1 il1:32:16:1:l #Instruction L1 cache
2
3 -cache:dl1 none #Data L1 cache
4 -cache:il2 il2:256:64:1:l #Instruction L2 cache
5 -cache:dl2 none #Data L2 cache
6 -tlb:itlb none #Instruction TLB
7 -tlb:dtlb none #Data TLB
```

How to simulate?

```
mpl@mpl-virtual-machine:~/simplsim-3.0$ ~/simplsim-3.0/sim-cache -config ~/simplsim-3.0/config/mycache.cfg bin/cc1.little.ss -O inputs/1stmt.i -o results/cc1.out 2> traces/cc1.trace
```

- ./sim-cache --config <configfile path> <application path>
- cc1
 - ✓ ~/simplsim-3.0/sim-cache -config ~/simplsim-3.0/config/mycache.cfg bin/cc1.little.ss -O inputs/1stmt.i -o results/cc1.out 2> traces/cc1.trace
- jpeg
 - ✓ ~/simplsim-3.0/sim-cache -config ~/simplsim-3.0/config/mycache.cfg bin/jpeg.little.ss -image_file inputs/vigo.ppm -verbose 1 2> traces/jpeg.trace > results/jpeg.out
- perl
 - ✓ ~/simplsim-3.0/sim-cache -config ~/simplsim-3.0/config/mycache.cfg bin/perl.little.ss inputs/scrabbl.pl inputs/scrabbl.in 2> traces/perl.trace > results/perl.out

Example of result analysis

- Miss rate
 - ✓ check at .trace file

```
sim: ** simulation statistics **
```

```
sim_num_insn      362765 # total number of instructions executed
sim_num_refs      104761 # total number of loads and stores executed
sim_elapsed_time   1 # total simulation time in seconds
sim_inst_rate      362765.0000 # simulation speed (in insts/sec)
```

```
il1.accesses      362765 # total number of accesses
```

```
il1.hits          247961 # total number of hits
```

```
il1.misses        114804 # total number of misses
```

$$miss\ rate_{L1} = \frac{114804}{362765} = 0.316$$

```
il1.replacements  114772 # total number of replacements
```

```
il1.writebacks    0 # total number of writebacks
```

```
il1.invalidations 0 # total number of invalidations
```

```
il1.miss_rate      0.3165 # miss rate (i.e., misses/ref)
```

```
il1.repl_rate      0.3164 # replacement rate (i.e., repls/ref)
```

```
il1.wb_rate        0.0000 # writeback rate (i.e., wrbks/ref)
```

```
il1.inv_rate       0.0000 # invalidation rate (i.e., invs/ref)
```

```
il2.accesses      114804 # total number of accesses
```

```
il2.hits          105675 # total number of hits
```

```
il2.misses        9129 # total number of misses
```

$$miss\ rate_{L2} = \frac{9129}{114804} = 0.079$$

```
il2.replacements  8887 # total number of replacements
```

```
il2.writebacks    0 # total number of writebacks
```

```
il2.invalidations 0 # total number of invalidations
```

```
il2.miss_rate      0.0795 # miss rate (i.e., misses/ref)
```

```
il2.repl_rate      0.0774 # replacement rate (i.e., repls/ref)
```

Example of result analysis

➤ Access lower memory level


```
sim: ** simulation statistics **
sim_num_insn          362765 # total number of instructions executed
sim_num_refs          104761 # total number of loads and stores executed
sim_elapsed_time      1 # total simulation time in seconds
sim_inst_rate         362765.0000 # simulation speed (in insts/sec)
il1.accesses          362765 # total number of accesses
il1.hits              247961 # total number of hits
il1.misses            114804 # total number of misses
il1.replacements      114772 # total number of replacements
il1.writebacks         0 # total number of writebacks
il1.invalidations      0 # total number of invalidations
il1.miss_rate          0.3165 # miss rate (i.e., misses/ref)
il1.repl_rate          0.3164 # replacement rate (i.e., repls/ref)
il1.wb_rate            0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate           0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses          114804 # total number of accesses
il2.hits              105675 # total number of hits
il2.misses            9129 # total number of misses
il2.replacements      8887 # total number of replacements
il2.writebacks         0 # total number of writebacks
il2.invalidations      0 # total number of invalidations
il2.miss_rate          0.0795 # miss rate (i.e., misses/ref)
il2.repl_rate          0.0774 # replacement rate (i.e., repls/ref)
```

If L1 miss, L2 access

If L2 miss, Main
memory access

Assumption for AMAT

- L1 cache access time is 1 cycle
- L2 cache access time is 20 cycles
- Main memory access time is 200 cycles



- Average memory-access time(AMAT) = (Hit time) + (Average miss time)
 - ✓ (Average miss time) = (Miss rate) x (Miss penalty)
 - ✓ AMAT of L2 cache
 - $AMAT = L1_{Hit_time} + L1_{Miss_rate} \times L1_{miss_penalty}$
 $= L1_{Hit_time} + L1_{Miss_rate} \times (L2_{Hit_time} + L2_{miss_rate} \times L2_{miss_penalty})$

END