


LINCE3_TOP.SchDoc



Title: LINCE3_TOP.SchDoc			b105 electronic Systems Lab ETSI Telecomunicación, B-105 Universidad Politécnica de Madrid Avda. Complutense, 30 28040 Madrid - Spain
Engineers: <i>Jorge A. Estefanía</i>		Revision: 1	
Date: 21/04/2026	Time: 16:46:02	Sheet: 1 of 7	
File: C:\Users\Public\Documents\Altium\LINCE3_AOCS\LINCE3_TOP.SchDoc			

FMC_POWER.SchDoc

Power and Grounding from FMC Connector



Title: **FMC_POWER.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026* Time: *16:46:02*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\FMC_POWER.SchDoc*


*b105 electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

RS.SchDoc


RS422/RS485 Transceiver




ESD Protection




Half Duplex / Full Duplex select




Slew rate control



Decoupling Capacitors



Termination Resistors



Title: **RS.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026*

Time: *16:46:03*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\RS.SchDoc*


*b105 electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

RS.SchDoc


RS422/RS485 Transceiver




ESD Protection




Half Duplex / Full Duplex select




Slew rate control



Decoupling Capacitors



Termination Resistors



Title: **RS.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026*

Time: *16:46:03*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\RS.SchDoc*


*b105electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

RS.SchDoc


RS422/RS485 Transceiver




ESD Protection




Half Duplex / Full Duplex select




Slew rate control



Decoupling Capacitors



Termination Resistors



Title: **RS.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026*

Time: *16:46:03*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\RS.SchDoc*


*b105electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

RS.SchDoc


RS422/RS485 Transceiver




ESD Protection




Half Duplex / Full Duplex select




Slew rate control



Decoupling Capacitors



Termination Resistors



Title: **RS.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026*

Time: *16:46:03*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\RS.SchDoc*


*b105electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

RS.SchDoc


RS422/RS485 Transceiver




ESD Protection




Half Duplex / Full Duplex select




Slew rate control



Decoupling Capacitors



Termination Resistors



Title: **RS.SchDoc**

Engineers: *Jorge A. Estefanía*

Revision: *1*

Date: *21/04/2026*

Time: *16:46:03*


Sheet: *of*

File: *C:\Users\Public\Documents\Altium\LINCE3_AOCS\RS.SchDoc*


*b105electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain*

DS9.SchDoc


D-Sub 9 Female Conector




D-Sub 9 Female Conector




D-Sub 9 Female Conector




D-Sub 9 Female Conector




D-Sub 9 Female Conector




D-Sub 9 Female Conector



D-Sub 9 Female Conector




D-Sub 9 Female Conector




Title: DS9.SchDoc			b105 electronic Systems Lab ETSI Telecomunicación, B-105 Universidad Politécnica de Madrid Avda. Complutense, 30 28040 Madrid - Spain
Engineers: <i>Jorge A. Estefanía</i>		Revision: 1	
Date: 21/04/2026	Time: 16:46:03	Sheet: of	
File: C:\Users\Public\Documents\Altium\LINCE3_AOCS\DS9.SchDoc			


MQT-PWM.SchDoc



Banana Connectors for Power Supply Power and Ground



Decoupling Capacitors



Title: **MQT-PWM.SchDoc**

Engineers: Jorge A. Estefanía

Revision: 1

Date: 21/04/2026

Time: 16:46:04


Sheet: 5 of 7

File: C:\Users\Public\Documents\Altium\LINCE3_AOCS\MQT-PWM.SchDoc


b105 electronic Systems Lab
ETSI Telecomunicación, B-105
Universidad Politécnica de Madrid
Avda. Complutense, 30
28040 Madrid - Spain

SPW.SchDoc


Direct conection from FMC to DSUB9



2xLVDS Repeaters, one for transmission and one for reception.






Decoupling Capacitors












Title: SPW.SchDoc			b105 electronic Systems Lab ETSI Telecomunicación, B-105 Universidad Politécnica de Madrid Avda. Complutense, 30 28040 Madrid - Spain
Engineers: <i>Jorge A. Estefanía</i>		Revision: 1	
Date: 21/04/2026	Time: 16:46:04	Sheet: 6 of 7	
File: C:\Users\Public\Documents\Altium\LINCE3_AOCS\SPW.SchDoc			

FMC_DIG.SchDoc

Digital signals to MPSoC



Title: FMC_DIG.SchDoc		b105 electronic Systems Lab ETSI Telecomunicación, B-105 Universidad Politécnica de Madrid Avda. Complutense, 30 28040 Madrid - Spain	°
Engineers: Jorge A. Estefanía	Revision: 1		
Date: 21/04/2026	Time: 16:46:04		
File: C:\Users\Public\Documents\Altium\LINCE3_AOCS\FMC_DIG.SchDoc	Sheet: 7 of 7		



PCB EDE

PCB EDE

PCB EDE

PCB EDE

Board Stack Report