




PS — sistema de procesamiento







3 líneas de interrupción: mm2s_introut (SPI 89), s2mm_introut (SPI 90) y fin de trama (SPI 91)

AXI4 HP: carga útil
y descriptores






ida: el destino viaja en el paquete — {CH_ID[3:0], LEN[11:8]} | {LEN[7:0]} | payload



fin de trama

vuelta: el DRAIN etiqueta cada paquete con TDEST = n.º de canal
y lo cierra con TLAST (≤ 256 B)






AXI-Lite: registros de control, configuración de los 14 canales y fin de trama

PL — lógica programable

PCB — placa de comunicación serie

TD, RD, DE, SL0 ×-14



□ VHDL de diseño propio

□ IP de Xilinx

□ software y hardware fuera de la lógica programable