Computer Organization Pipelined CPU


Bogyeong Park (arch23-ta@hpcs.snu.ac.kr)
High Performance Computer System (HPCS) Lab
April 24th, 2023

Objectives

- Understand why pipelined CPUs show better performance than single- and multi-cycle CPUs.
- Understand what are the control/data hazards and how to resolve them.
- Design and implement a pipelined CPU.
 - Refer to the textbook (Section 4.6 4.6) and lecture slides.


Why pipelining? - Analogy

- Multiple instructions are overlapped in execution.
 - Task = a basket of laundry
 - Resource = Machines / Furniture




Pipelining – Datapath-only

- The transformed data of an instruction flows through the pipeline stages and pipeline latches.
- IF -> (IF/ID latch) -[next cycle] -> ID -> (ID/EX latch)
 -[next cycle] -> ...



Pipelining – With Control

- Each stage requires different set of control signals for different instructions in the pipeline.
- Thus, control signals also flow through the latches




How to resolve data hazard?

- Solution 1: Pipeline stall (i.e., insert the bubbles)
 - Stop advancing PC and disable latching
- Solution 2: Data forwarding
 - Deliver the dependent data right after it is produced
 - C.f.) Data use/produce table for data forwarding

	R/I-Type	LW	SW	Br	J	Jr
IF						
ID						use
EX	use produce	use	use	use		
MEM		produce	(use)			
WB						

How to resolve control hazard?

- How to resolve?
 - Solution 1: Pipeline stall
 - Stop pipeline advancing until the control hazard is resolved
 - Solution 2: Branch prediction (+ flush on miss)
 - Always-taken, always-not-taken, or other advanced prediction techniques



Assignment

- Implement a pipelined CPU (baseline)
 - Your CPU module must pass all provided test cases
 - It is pipeline stall(data hazard) + always-taken pipelined CPU
- Compare the performance between multicycle CPU and pipelined CPU
 - Your report must include the comparison on # of clock cycles to execute all test cases

Extra credits

[1] Performance of the data forwarding

 Compares the performances between (1) with data forwarding and (2) without data forwarding (baseline)

[2] Branch predictor

- You need to implement a branch predictor and compare its performance to [1]
- Provide the accuracy of your branch predictor
- Simple predictor is NOT allowed (at least 2-bit up/down counter based predictor)

Tip 1, Use macro!

```
case(present state)
   `IDLE : begin next state = `IF; end
   `IF : begin next_state = `ID; IRWrite = 1; readM = 1; end
   `ID : case(opcode)
           `BNE : begin next_state = `EX; ALUSrcB = 5; PCWrite = 1; ALUOp = 1; end
           `BEQ : begin next state = `EX; ALUSrcB = 5; PCWrite = 1; ALUOp = 1; end
           `BGZ : begin next state = `EX; ALUSrcB = 5; PCWrite = 1; ALUOp = 1; end
           `BLZ : begin next state = `EX; ALUSrcB = 5; PCWrite = 1; ALUOp = 1; end
           `ADI : begin next state = `EX; end
           `ORI : begin next state = `EX; end
           `LHI : begin next state = `EX; end
           `LWD : begin next state = `EX; end
           `SWD : begin next state = `EX; end
           `JMP : begin next_state = `IF; PCSource = 2; PCWrite = 1; end
           `JAL : begin next_state = `EX; ALUSrcB = 5; end
               next state = `EX;
               case(func)
                   `JRL : begin next_state = `EX; ALUSrcB = 5; end
                   `WWD : begin next state = `IF; ALUSrcB = 5; PCWrite = 1; end
                   `HLT : begin next state = `HALT; end
```

Tip 2, Redraw the slide's figure!

