# 4357. Embedded Firmware Essentials Homework #1 Jae Yang Park (jaeyangp@gmail.com)

### Source

```
// HW01
// Assigned Dip pin# 29
// port 0, pin 5
#define FIO0DIR0
                    (*(volatile unsigned int *)(0x2009c000))
#define FIOOPINO
                    (*(volatile unsigned int *)(0x2009c014))
#define PIN5_H
                    ((unsigned char)(1 << 5))
                    ((unsigned char)(~(1 << 5)))
#define PIN5_L
#define DIR_OUT
                    ((unsigned char)(~0))
int main()
   FIOODIRO = DIR_OUT; // set port 0 output mode
   register unsigned char h, l;
    h = FIOOPINO | PIN5_H;
    1 = FIOOPINO \& PIN5_L;
    while (1) {
                         // output 1
// output 0
        FIOOPINO = h;
        FIOOPINO = 1;
    }
```

# Compile

```
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -c hw01.c
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -O3 -c hw01.c -o hw01_O3.o
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Os -c hw01.c -o hw01_Os.o
```

# **Dump file**

\$ arm-none-eabi-objdump -d hw01.o

```
No optimization
    0: b4b0
                         push {r4, r5, r7}
           af00
    2:
                         add
                                r7, sp, #0
                         ldr r3, [pc, #40]; (30 <main+0x30>)
movs r2, #255 ; 0xff
    4:
            4b0a
           22ff
    6:
                                r2, [r3, #0]
           601a
    8:
                         str
                         ldr r3, [pc, #40]; (34 <main+0x34>)
ldr r3, [r3, #0]
uxtb r3, r3
    a:
           4b0a
    c:
            681b
           b2db
    e:
           f043 0320
                         orr.w r3, r3, #32
   10:
   14:
           b2dd
                         uxtb r5, r3
           4b07
681b
                          ldr r3, [pc, #28]; (34 <main+0x34>)
ldr r3, [r3, #0]
   16:
   18:
                         uxtb r3, r3
           b2db
   1a:
           f023 0320
   1c:
                         bic.w r3, r3,
   20:
          b2dc
                         uxtb r4, r3
   22:
            4b04
                          ldr
                                r3, [pc, #16]; (34 <main+0x34>)
           462a
   24:
                                r2, r5
                         mov
   26:
           601a
                         str r2, [r3, #0]
           4b02
   28:
                         ldr
                              r3, [pc, #8] ; (34 <main+0x34>)
                                r2, r4
   2a:
            4622
                         mov
           601a
                                r2, [r3, #0]
   2c:
                         str
                       b.n 22 <main+0x22>
   2e:
          e7f8
            2009c000 .word 0x2009c000
   30:
   34:
            2009c014
                         .word 0x2009c014
```

```
Optimization -O3 (turns on all optimizations specified by -O2)
00000000 <main>:
   0:
           4a07
                          ldr
                                 r2, [pc, #28]; (20 <main+0x20>)
                                 r1, [pc, #32]; (24 <main+0x24>)
r0, #255 ; 0xff
   2:
            4908
                          ldr
   4:
            20ff
                          movs
            6010
                                  r0, [r2, #0]
   6:
                          str
                                 r2, [r1, #0]
   8:
            680a
                          ldr
            460b
   a:
                          mov
                                 r3, r1
                          ldr r1, [r1, #0]
orr.w r2, r2, #32
           6809
  c:
   e:
            f042 0220
 12:
                          uxtb r2, r2
           b2d2
 14:
           f001 01df
                          and.w r1, r1, #223; 0xdf
                                 r2, [r3, #0]
r1, [r3, #0]
  18:
            601a
                          str
  1a:
            6019
                           str
            e7fc
                                18 <main+0x18>
  1c:
                           b.n
  1e:
            bf00
                          nop
  20:
                          .word 0x2009c000
            2009c000
  24:
            2009c014
                          .word 0x2009c014
```

Optimization -Os (Optimize for size) 00000000 <main>: r3, [pc, #24]; (1c <main+0x1c>) r2, #255; 0xff 4b06 0: ldr 22ff 2: movs r2, [r3, #0] 4: 601a str 6: 3314 adds r3, #20 ldr r2, [r3, #0] ldr r1, [r3, #0] orr.w r2, r2, #32 681a 8: a: 6819 f042 0220 c: 10: b2d2 uxtb r2, r2 f001 01df 12: and.w r1, r1, #223 ; 0xdf r2, [r3, #0] r1, [r3, #0] 16: 601a str 6019 18: str e7fc 16 <main+0x16> 1a: b.n .word 0x2009c000 2009c000 1c:

	A						Ν	/lach	ine (	Code	<u>)</u>								Description
@	Assembly		1 5	1 4	1	1 2	1	1 0	9	8	7	6	5	4	3	1 1 1 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1	0	Description	
0	ldr r3, [pc, #24]	4b06	0	1	0	0	1	0	1	1	0	0	0	0	0	1	1	0	FIO0DIR0
2	movs r2, #255	22ff	0	0	1	0	0	0	1	0	1	1	1	1	1	1	1	1	
4	str r2, [r3, #0]	601a	0	1	1	0	0	0	0	0	0	0	0	1	1	0	1	0	Set port0 output mode
6	adds r3, #20	3314	0	0	1	1	0	0	1	1	0	0	0	1	0	1	0	0	FIO0PIN0
8	ldr r2, [r3, #0]	681a	0	1	1	0	1	0	0	0	0	0	0	1	1	0	1	0	r2 ← FIO0PIN0
а	ldr r1, [r3, #0]	6819	0	1	1	0	1	0	0	0	0	0	0	1	1	0	0	1	r1 ← FIO0PIN0
	orr.w r2, r2, #32	f042 0220	1	1	1	1	0	0	0	0	0	1	0	0	0	0	1	0	- high
С	orr.w rz, rz, #32	1042 0220	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	nign
10	uxtb r2, r2	b2d2	1	0	1	1	0	0	1	0	1	1	0	1	0	0	1	0	one byte from r2
12	and w1 w1 #222	f001 01df	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	low
12	and.w r1, r1, #223	1001 0101	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1	1	TOM
16	str r2, [r3, #0]	601a	0	1	1	0	0	0	0	0	0	0	0	1	1	0	1	0	Set pin 5 high
18	str r1, [r3, #0]	6019	0	1	1	0	0	0	0	0	0	0	0	1	1	0	0	1	Set pin 5 low
16	b.n 16	e7fc	1	1	1	0	0	1	1	1	1	1	1	1	1	1	0	0	goto 16

Assembly		Op code															Description
Assembly	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Description
ldr Rd,[pc, #imm8]	0	1	0	0	1	Rd							m8*				Rd ← pc + #imm8
ldrb Rd, [Rn, #imm5]	0	1	1	1	1			imm5				Rn			Rd		Rd ← Rn + #imm5
str Rd, [Rn, #imm5]	0	1	1	0	0			imm5			Rn Rd				Rd		[Rn + #imm5] ← Rd
strb Rd, [Rn, #imm5]	0	1	1	1	0			imm5			Rn Rd			Rd		[Rn + #imm5] ← Rd	
b.n label	1	1	1	0	0		offset_11**									12-bit two's complement	

(from ARM Architecture Reference manual ARMv7-M, )

Assembly		Op code														Description		
Assembly	15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0	Bescription		
ldr Rd,[pc, #imm8]	0	1	0	0	1		Rd					imm8*				Rd ← pc + #imm8		
orr.w Rd, Rn, #imm8	1	1	1	1	0	0 i 0 0				1	0	S	Rr	n		Rd ← Rn OR #imm8		
OII.W KG, KII, #IRIIIO	0		imm3			R	.d					imm8				Rd C Rn OR #1mm8		
and.w Rd, Rn, #imm8	1	1	1	1	0	i	0	0	0	0	0	S	Rr	n		Rd ← Rn AND #imm8		
and.w Rd, Rn, #inuno	0		imm3			R	.d					imm8			RG V RII AND WINNIE			
bic.w Rd, Rn, #imm8	1	1	1	1	0	i	0	0	0	0	1	S	Rr	n		Rd ← Rn AND (NOT #imm8)		
DIC.W RG, KII, #IRINIO	0		imm3			R	.d					imm8		RG C RII AND (NOT #IIIIII)				
	1	1	1	1	0	i	0	0	0	1	0	S 1	1	1	1	Rd ← #imm16		
mov.w Rd, #imm16	0		imm3			R	.d					imm8		RG C #INUITO				
uxtb Rd, Rn	1	0	1	1	0	0	1	0	1	1		Rn	Rn Rd			Rd ← extract 8 bits from Rn		

#### Note:

**imm8\***: The value specified by #imm8 is a full 10-bit address, but must always be word-aligned (ie with bits 1:0 set to 0), since the assembler places #imm8 >> 2 in field Word8.

**offset\_11\*\*:** The address specified by label is a <u>full 12-bit two's complement address</u>, but must be always halfword aligned (i.e, bit 0 set to 0), since the assembler places label >> 1 in the offset\_11 field.

## **Difference between GCC Optimization options**

`-00'

No optimization (the default); generates unoptimized code but has the fastest compilation time.

`-01'

Moderate optimization; optimizes reasonably well but does not degrade compilation time significantly.

`-02**'** 

Full optimization; generates highly optimized code and has the slowest compilation time.

`-03**'** 

Full optimization as in  $^-$ -O2'; also uses more aggressive automatic inlining of subprograms within a unit (Inlining of Subprograms) and attempts to vectorize loops.

`-Os'

Optimize space usage (code and data) of resulting program.

**Result**: The size of code generated is reduced with the optimization option, and the registers uses are more efficient.

In the modified code, the size of loop is obviously reduced.

# Total spent hours: 8 hours

- Coding, compile and objdump: 0.5
- Modification and trial with different optimization options: 5.5
- Finding instruction sets: 1
- Document: 1