B.E E&C SIXTH SEMESTER SYLLABUS

DIGITAL COMMUNICATION

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC61	IA Marks	20
Number of Lecture	04	Exam Marks	80
Hours/Week			
Total Number of	50 (10 Hours/Module)	Exam Hours	03
Lecture Hours			
CREDITS - 04			

Course Objectives: The objectives of the course is to enable students to:

- Understand the mathematical representation of signal, symbol, noise and channels.
- Apply the concept of signal conversion to symbols and signal processing to symbols in transmitter and receiver functional blocks.
- Compute performance issues and parameters for symbol processing and recovery in ideal and corrupted channel conditions.
- Compute performance parameters and mitigate for these parameters in corrupted and distorted channel conditions.

Module-1	RBT
	Level
Bandpass Signal to Equivalent Lowpass : Hilbert Transform, Preenvelopes, Complex envelopes, Canonical representation of bandpass signals, Complex low pass representation of bandpass systems, Complex representation of band pass signals and systems (Text 1: 2.8, 2.9, 2.10, 2.11, 2.12, 2.13).	L1, L2, L3
Line codes: Unipolar, Polar, Bipolar (AMI) and Manchester code and their power spectral densities (Text 1: Ch 6.10).	
Overview of HDB3, B3ZS, B6ZS (Ref. 1: 7.2)	
Module-2	1
Signaling over AWGN Channels - Introduction, Geometric representation of	L1, L2,
signals, Gram-Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel, Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter	
receiver (Text 1: 7.1, 7.2, 7.3, 7.4).	
Module-3	
Digital Modulation Techniques : Phase shift Keying techniques using	
coherent detection: generation, detection and error probabilities of BPSK and QPSK, M-ary PSK, M-ary QAM (Relevant topics in Text 1 of 7.6, 7.7).	
Frequency shift keying techniques using Coherent detection: BFSK	

generation, detection and error probability (Relevant topics in Text 1 of 7.8).

Non coherent orthogonal modulation techniques: BFSK, DPSK Symbol representation, Block diagrams treatment of Transmitter and Receiver, Probability of error (without derivation of probability of error equation) (Text 1: 7.11, 7.12. 7.13).

Module-4

Communication through Band Limited Channels: Digital Transmission through Band limited channels: Digital PAM Transmission through Band limited Channels, Signal design for Band limited Channels: Design of band limited signals for zero ISI-The Nyquist Criterion (statement only), Design of band limited signals with controlled ISI-Partial Response signals, Probability of error for detection of Digital PAM: Probability of error for detection of Digital PAM with Zero ISI, Symbol-by-Symbol detection of data with controlled ISI (Text 2: 9.1, 9.2, 9.3.1, 9.3.2).

Channel Equalization: Linear Equalizers (ZFE, MMSE), Adaptive Equalizers (Text 2: 9.4.2).

Module-5

Principles of Spread Spectrum: Spread Spectrum Communication Systems: Model of a Spread Spectrum Digital Communication System, Direct Sequence Spread Spectrum Systems, Effect of De-spreading on a narrowband Interference, Probability of error (statement only), Some applications of DS Spread Spectrum Signals, Generation of PN Sequences, Frequency Hopped Spread Spectrum, CDMA based on IS-95 (Text 2: 11.3.1, 11.3.2, 11.3.3, 11.3.4, 11.3.5, 11.4.2).

L1, L2, L3

L1, L2,

L3

Course Outcomes: At the end of the course, the students will be able to:

- Associate and apply the concepts of Bandpass sampling to well specified signals and channels.
- Analyze and compute performance parameters and transfer rates for low pas and bandpass symbol under ideal and corrupted non band limited channels.
- Test and validate symbol processing and performance parameters at the receiver under ideal and corrupted bandlimited channels.
- Demonstrate by simulation and emulation that bandpass signals subjected to corrupted and distorted symbols in a bandlimited channel, can be demodulated and estimated at receiver to meet specified performance criteria.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Books:

- 1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
- 2. John G Proakis and Masoud Salehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.

- 1. B.P.Lathi and Zhi Ding, "Modern Digital and Analog communication Systems", Oxford University Press, 4th Edition, 2010, ISBN: 978-0-198-07380-2.
- 2. Ian A Glover and Peter M Grant, "Digital Communications", Pearson Education, Third Edition, 2010, ISBN 978-0-273-71830-7.
- 3. John G Proakis and Masoud Salehi, "Communication Systems Engineering", 2nd Edition, Pearson Education, ISBN 978-93-325-5513-6.

ARM MICROCONTROLLER & EMBEDDED SYSTEMS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

ARM MICROCONTROLLER & EMBEDDED SYSTEMS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

Course Code	15EC62	IA Marks	20
Number of Lecture	04	Exam Marks	80
Hours/Week			
Total Number of	50 (10 Hours / Module)	Exam Hours	03
Lecture Hours			

CREDITS - 04

Course objectives: This course will enable students to:

- Understand the architectural features and instruction set of 32 bit microcontroller ARM Cortex M3.
- Program ARM Cortex M3 using the various instructions and C language for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

Module-1

ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, Debugging support, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence (Text 1: Ch 1, 2, 3) **L1, L2**

Module-2

ARM Cortex M3 Instruction Sets and Programming: Assembly basics, Instruction list and description, Useful instructions, Memory mapping, Bit-band operations and CMSIS, Assembly and C language Programming (Text 1: Ch-4, Ch-5, Ch-10 (10.1, 10.2, 10.3, 10.5 only) **L1, L2, L3**

Module-3

Embedded System Components: Embedded Vs General computing system, Classification of Embedded systems, Major applications and purpose of ES. Core of an Embedded System including all types of processor/controller, Memory, Sensors, Actuators, LED, 7 segment LED display, Optocoupler, Relay, Piezo buzzer, Push button switch, Communication Interface (onboard and external types), Embedded firmware, Other system components.

(Text 2: All the Topics from Ch-1 and Ch-2, excluding 2.3.3.4 (stepper motor), 2.3.3.8 (keyboard) and 2.3.3.9 (PPI) sections). **L1, L2, L3**

Module-4

Embedded System Design Concepts: Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded

Systems-Application and Domain specific, Hardware Software Co-Design and Program Modelling (excluding UML), Embedded firmware design and development (excluding C language).

(Text 2: Ch-3, Ch-4, Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only) **L1, L2, L3**

Module-5

RTOS and IDE for Embedded System Design: Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques (Text 2: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2, 10.10 only), Ch 12, Ch-13 (a block diagram before 13.1, 13.3, 13.4, 13.5, 13.6 only) L1, L2, L3

Course outcomes: After studying this course, students will be able to:

- Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3.
- Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware /software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

Text Books:

- 1. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3", 2nd Edition, Newnes, (Elsevier), 2010.
- 2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2nd Edition.

VLSI Design

B.E., VI Semester, Electronics & Communication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC63	IA Marks	20
Number of Lecture	04	Exam Marks	80
Hours/Week			
Total Number of	50 (10 Hours / Module)	Exam Hours	03
Lecture Hours			
CREDITS – 04			

Course Objectives: The objectives of the course is to enable students to:

- Impart knowledge of MOS transistor theory and CMOS technologies
- Impart knowledge on architectural choices and performance tradeoffs involved in designing and realizing the circuits in CMOS technology
- Cultivate the concepts of subsystem design processes
- Demonstrate the concepts of CMOS testing

Module-1	RBT
	Level
Introduction: A Brief History, MOS Transistors, MOS Transistor Theory,	L1, L2
Ideal I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics	
(1.1, 1.3, 2.1, 2.2, 2.4, 2.5 of TEXT2).	
Fabrication: nMOS Fabrication, CMOS Fabrication [P-well process, N-well	
process, Twin tub process], BiCMOS Technology (1.7, 1.8,1.10 of TEXT1).	
Module-2	
	L1, L2,
	L3
Basic Circuit Concepts: Sheet Resistance, Area Capacitances of Layers,	
Standard Unit of Capacitance, Some Area Capacitance Calculations, Delay	
Unit, Inverter Delays, Driving Large Capacitive Loads (3.1 to 3.3, 4.1, 4.3 to	
4.8 of TEXT1).	
Module-3	
Scaling of MOS Circuits : Scaling Models & Scaling Factors for Device	L1, L2,
Parameters	L3
Subsystem Design Processes: Some General considerations, An illustration	
of Design Processes, Illustration of the Design Processes- Regularity,	
Design of an ALU Subsystem, The Manchester Carry-chain and Adder	
Enhancement Techniques(5.1, 5.2, 7.1, 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of TEXT1).	
Module-4	
Subsystem Design: Some Architectural Issues, Switch Logic, Gate(restoring)	L1,
Logic, Parity Generators, Multiplexers, The Programmable Logic Array (PLA)	L2, L3
(6.1to 6.3, 6.4.1, 6.4.3, 6.4.6 of TEXT1).	
FPGA Based Systems: Introduction, Basic concepts, Digital design and	
FPGA's, FPGA based System design, FPGA architecture, Physical design for	
FPGA's	
(1.1 to 1.4, 3.2, 4.8 of TEXT3).	
Module-5 Memory Posistons and Aspects of system Timing System Timing	I 1 I 0
Memory, Registers and Aspects of system Timing-System Timing	
Considerations, Some commonly used Storage/Memory elements (9.1, 9.2 of	L3
TEXT1).	

Testing and Verification: Introduction, Logic Verification, Logic Verification Principles, Manufacturing Test Principles, Design for testability (12.1, 12.1.1, 12.3, 12.5, 12.6 of TEXT 2).

Course outcomes: At the end of the course, the students will be able to:

- Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.
- Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.
- Interpret Memory elements along with timing considerations
- Demonstrate knowledge of FPGA based system design
- Interpret testing and testability issues in VLSI Design
- Analyze CMOS subsystems and architectural issues with the design constraints.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Books:

- **1. "Basic VLSI Design"** Douglas A. Pucknell& Kamran Eshraghian, PHI 3rd Edition (original Edition 1994).
- **2. "CMOS VLSI Design- A Circuits and Systems Perspective"-** Neil H.E. Weste, David Harris, Ayan Banerjee, 3rd Edition, Pearson Education.
- **3. "FPGA Based System Design"** Wayne Wolf, Pearson Education, 2004, Technology and Engineering.

COMPUTER COMMUNICATION NETWORKS

B.E., VI Semester, Electronics & Communication Engineering / Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

COMPUTER COMMUNICATION NETWORKS

B.E., VI Semester, Electronics & Communication Engineering / Telecommunication Engineering

[As per Choice Based Credit System (CBCS) Scheme]

Course Code	15EC64	IA Marks	20
Number of Lecture	04	Exam Marks	80
Hours/Week			
Total Number of	50 (10 Hours / Module)	Exam Hours	03
Lecture Hours			

CREDITS - 04

Course Objectives: This course will enable students to:

- Understand the layering architecture of OSI reference model and TCP/IP protocol suite.
- Understand the protocols associated with each layer.
- Learn the different networking architectures and their representations.
- Learn the various routing techniques and the transport layer services.

Module-1

Introduction: Data Communications: Components, Representations, Data Flow, Networks: Physical Structures, Network Types: LAN, WAN, Switching, Internet.

Network Models: Protocol Layering: Scenarios, Principles, Logical Connections, TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP.

Data-Link Layer: Introduction: Nodes and Links, Services, Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP. Data Link Control (DLC) services: Framing, Flow and Error Control, Data Link Layer Protocols: Simple Protocol, Stop and Wait protocol, Piggybacking. **L1, L2**

Module-2

Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. Controlled Access: Reservation, Polling, Token Passing.

Wired LANs: Ethernet: Ethernet Protocol: IEEE802, Ethernet Evolution, Standard Ethernet: Characteristics, Addressing, Access Method, Efficiency, Implementation, Fast Ethernet: Access Method, Physical Layer, Gigabit Ethernet: MAC Sublayer, Physical Layer, 10 Gigabit Ethernet. **L1, L2**

Module-3

Wireless LANs: Introduction: Architectural Comparison, Characteristics, IEEE 802.11: Architecture, MAC Sublayer, Addressing Mechanism, Physical Layer, Bluetooth: Architecture, Layers.

Connecting Devices: Hubs, Switches, **Virtual LANs:** Membership, Configuration, Communication between Switches and Routers, Advantages.

Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing,

DHCP, Network Address Resolution, Forwarding of IP Packets: Based on destination Address and Label. **L1, L2**

Module-4

Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams, ICMPv4: Messages, Debugging Tools, Mobile IP: Addressing, Agents, Three Phases, Inefficiency in Mobile IP.

Unicast Routing: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing, Unicast Routing Protocol: Internet Structure, Routing Information Protocol, Open Shortest Path First, Border Gateway Protocol Version 4. **L1**, **L2**, **L3**

Module-5

Transport Layer: Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-Back-N Protocol, Selective repeat protocol, User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Flow control, Error control, TCP congestion control. **L1, L2**

Course Outcomes: At the end of the course, the students will be able to:

- Identify the protocols and services of Data link layer.
- Identify the protocols and functions associated with the transport layer services.
- Describe the layering architecture of computer networks and distinguish between the OSI reference model and TCP/IP protocol suite.
- Distinguish the basic network configurations and standards associated with each network.
- Construct a network model and determine the routing of packets using different routing algorithms.

Text Book:

Data Communications and Networking , Forouzan, 5^{th} Edition, McGraw Hill, 2016 ISBN: 1-25-906475-3

- 1. Computer Networks, James J Kurose, Keith W Ross, Pearson Education, 2013, ISBN: 0-273-76896-4
- 2. Introduction to Data Communication and Networking, Wayarles Tomasi, Pearson Education, 2007, ISBN:0130138282

CELLULAR MOBILE COMMUNICATIONS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC651	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of	40 (8 Hours / Module)	Exam Hours	03
Lecture Hours			
CDEDITS 02			

CREDITS - 03

Course Objectives: This course enables students to:

- Understand the application of multi user access in a cellular communication scenario.
- Understand the propagation mechanisms in an urban mobile communications using statistical and empirical models.
- Understand system architecture, call processing protocols and services of GSM, GPRS and EDGE.
- Understand system architecture, call processing protocols and services of CDMA based systems IS95 and CDMA2000.

	1
Module-1	RBT
	Level
Cellular Concept: Frequency Reuse, Channel Assignment Strategies,	L1, L2
Interference and System Capacity, Power Control for Reducing Interference,	
Trunking and Grade of Service, Improving Capacity in Cellular Systems.	
Mobile Radio Propagation: Large Scale path Loss- Free Space Model, Three	
basic propagation mechanisms, Practical Link Budget Design using Path Loss	
Models, Outdoor Propagation Models - Okumura, Hata, PCS Extension to	
Hata Model (explanations only) (Text 1).	
Module-2	•
Mobile Radio Propagation: Small-Scale Fading and Multipath:	L1, L2
Small scale Multipath Propagation, Impulse Response Model of a Multipath	
Channel, Small-Scale Multipath Measurements, Parameters of Mobile	
Multipath Channels, Types of Small-Scale Fading, Rayleigh and Ricean	
Distributions, Statistical Model for Multipath Fading Channels (Clarke's Model	
for Flat Fading only).(Text 1)	
Module-3	
System Architecture and Addressing:	L1, L2
System architecture, The SIM concept, Addressing, Registers and subscriber	
data, Location registers (HLR and VLR) Security-related registers (AUC and	
EIR), Subscriber data, Network interfaces and configurations.	
Air Interface - GSM Physical Layer:	
Logical channels, Physical channels, Synchronization- Frequency and clock	
synchronization, Adaptive frame synchronization, Mapping of logical onto	
physical channels, Radio subsystem link control, Channel coding, source	
coding and speech processing, Source coding and speech processing, Channel	
coding, Power-up scenario.	
GSM Protocols:	
Protocol architecture planes, Protocol architecture of the user plane, Protocol	
architecture of the signaling plane, Signaling at the air interface (Um),	
Signaling at the A and Abis interfaces, Security-related network functions,	

Signaling at the user interface.(Text 2)	
Module-4	
GSM Roaming Scenarios and Handover:	L1, L2
Mobile application part interfaces, Location registration and location update,	
Connection establishment and termination, Handover. (up to 6.4.1 only in	
Text2)	
Services:	
Classical GSM services, Popular GSM services: SMS and MMS.	
Improved data services in GSM: GPRS, HSCSD and EDGE	
GPRS System architecture of GPRS, Services, Session management, mobility	
management and routing, Protocol architecture, Signaling plane, Interworking	
with IP networks, Air interface, Authentication and ciphering, Summary of	
GPRS.	
HSCSD: Architecture, Air interface, HSCSD resource allocation and capacity	
issues.	
EDGE: The EDGE concept, EDGE physical layer, modulation and coding,	
EDGE: effects on the GSM system architecture, ECSD and EGPRS. (Text 2)	
Module-5	
CDMA Technology - Introduction to CDMA, CDMA frequency bands, CDMA	L1, L2
Network and System Architecture, CDMA Channel concept, Forward Logical	
Channels, Reverse logical Channels, CDMA frame format, CDMA System	
Operations(Initialization/Registration), Call Establishment, CDMA Call	
handoff,IS-95B,CDMA2000,W-CDMA,UMTS,CDMA data networks, Evolution	
of CDMA to 3G, CDMA 2000 RAN Components, CDMA 2000 Packet Data	
Service. (Text 3)	

Course outcomes: At the end of the course, the students will be able to:

- Apply the understanding of statistical characterization of urban mobile channels to compute the performance for simple modulation schemes.
- Demonstrate the limitations of GSM, GPRS and CDMA to meet high data rate requirements and limited improvements that are needed.
- Analyze the call process procedure between a calling number and called number for all scenarios in GSM or CDMA based systems.
- Test and validate voice and data call handling for various scenarios in GSM and CDMA systems for national and international interworking situations.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Books:

- 1. Theodore Rapport, "Wireless Communications Principles and Practice", Prentice Hall of India, 2nd Edition, 2007, ISBN 978-8-120-32381-0.
- 2. Jorg Eberspacher, Hans-Jorg Vogel, Christian Bettstetter, Christian Hartmann,

- "GSM- Architecture, Protocols and Services", Wiley,3rd Edition, 2009,ISBN-978-0-470-03070-7.
- 3. Gary J Mullet, "Introduction To Wireless Telecommunications Systems and Networks", Cengage Learning.

ADAPTIVE SIGNAL PROCESSING

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC652	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of	40 (8 Hours / Module)	Exam Hours	03
Lecture Hours			
CREDITS - 03			

Course Objectives: The objectives of this course are to:

- Introduce to the concept and need of adaptive filters and popular adaptive signal processing algorithms
- Understand the concepts of training and convergence and the trade-off between performance and complexity.
- Introduce to common linear estimation techniques
- Demonstrate applications of adaptive systems to sample problems.
- Introduce inverse adaptive modelling.

Module-1	RBT
	Level
Adaptive systems: Definitions and characteristics - applications -	L1, L2
properties-examples - adaptive linear combiner input signal and weight	
vectors - performance function-gradient and minimum mean square error -	
introduction to filtering-smoothing and prediction - linear optimum filtering-	
orthogonality - Wiener - Hopf equation-performance surface(Chapters 1& 2	
of Text).	
Module-2	
Searching performance surface-stability and rate of convergence:	L1, L2
Learning curve-gradient search - Newton's method - method of steepest	
descent - comparison - Gradient estimation - performance penalty - variance	
- excess MSE and time constants - mis-adjustments (Chapters 4& 5 of Text).	
Module-3	
LMS algorithm convergence of weight vector: LMS/Newton algorithm -	L1, L2,
properties - sequential regression algorithm - adaptive recursive filters -	L3
random-search algorithms - lattice structure - adaptive filters with	
orthogonal signals (Chapters 6& 8 of Text).	
Module-4	
Applications-adaptive modeling and system identification: Multipath	L1, L2,
communication channel, geophysical exploration, FIR digital filter synthesis.	L3
(Chapter 9 of Text).	
Module-5	
Inverse adaptive modeling: Equalization, and deconvolution adaptive	L1,
equalization of telephone channels-adapting poles and zeros for IIR digital	L2, L3
filter synthesis(Chapter 10 of Text).	,

Course Outcomes: At the end of the course, students should be able to:

- Devise filtering solutions for optimising the cost function indicating error in estimation of parameters and appreciate the need for adaptation in design.
- Evaluate the performance of various methods for designing adaptive filters

- through estimation of different parameters of stationary random process clearly considering practical application specifications.
- Analyse convergence and stability issues associated with adaptive filter design and come up with optimum solutions for real life applications taking care of requirements in terms of complexity and accuracy.
- Design and implement filtering solutions for applications such as channel equalisation, interference cancelling and prediction considering present day challenges.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Bernard Widrow and Samuel D. Stearns, "Adaptive Signal Processing", Person Education, 1985.

- 1. Simon Haykin, "Adaptive Filter Theory", Pearson Education, 2003.
- 2. John R. Treichler, C. Richard Johnson, Michael G. Larimore, "Theory and Design of Adaptive Filters", Prentice-Hall of India, 2002.

ARITIFICAL NEURAL NETWORKS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

_ ·	1) ,	· · · · · · · · · · · · · · · · · · ·
Subject Code	15EC653	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of	40 (8 Hours / Module)	Exam Hours	03
Lecture Hours			
CPEDITS 03			

Course Objectives: The objectives of this course are:

- Understand the basics of ANN and comparison with Human brain
- Provide knowledge on Generalization and function approximation and various architectures of building an ANN
- Provide knowledge of reinforcement learning using neural networks
- Provide knowledge of unsupervised learning using neural networks.

Module-1	RBT	
	Level	
Introduction : Biological Neuron – Artificial Neural Model - Types of	L1, L2	
activation functions - Architecture : Feedforward and Feedback, Convex		
Sets, Convex Hull and Linear Separability, Non-Linear Separable Problem.		
XOR Problem, Multilayer Networks.		
Learning: Learning Algorithms, Error correction and Gradient Descent Rules,		
Learning objective of TLNs, Perceptron Learning Algorithm, Perceptron		
Convergence Theorem.		
Module-2		
Supervised Learning: Perceptron learning and Non Separable sets, -Least	L1, L2,	
Mean Square Learning, MSE Error surface, Steepest Descent Search, μ-LMS	L3	
approximate to gradient descent, Application of LMS to Noise Cancelling,		
Multi-layered Network Architecture, Backpropagation Learning Algorithm,		
Practical consideration of BP algorithm.		
Module-3		
Support Vector Machines and Radial Basis Function: Learning from Examples,	L1, L2,	
Statistical Learning Theory, Support Vector Machines, SVM application to	L3	
Image Classification, Radial Basis Function Regularization theory,		
Generalized RBF Networks, Learning in RBFNs, RBF application to face		
recognition.		
Module-4		
Attractor Neural Networks: Associative Learning Attractor Associative Memory,	L1, L2,	
	L1, L2, L3	
Linear Associative memory, Hopfield Network, application of Hopfield	LS	
Network, Brain State in a Box neural Network, Simulated Annealing,		
Boltzmann Machine, Bidirectional Associative Memory.		
Module-5		
Self-organization Feature Map: Maximal Eigenvector Filtering, Extracting	L1,	
Principal Components, Generalized Learning Laws, Vector Quantization,	L2, L3	
Self-organization Feature Maps, Application of SOM, Growing Neural Gas.		
	1	

Course outcomes: At the end of the course, students should be able to:

- Understand the role of neural networks in engineering, artificial intelligence, and cognitive modelling.
- Understand the concepts and techniques of neural networks through the study of the most important neural network models.
- Evaluate whether neural networks are appropriate to a particular application.
- Apply neural networks to particular applications, and to know what steps to take to improve performance.

Question paper pattern:

The question paper will have ten questions.

- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module. The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Neural Networks A Classroom Approach– Satish Kumar, McGraw Hill Education (India) Pvt. Ltd, Second Edition.

- 1. **Introduction to Artificial Neural Systems**-J.M. Zurada, Jaico Publications 1994.
- 2. Artificial Neural Networks-B. Yegnanarayana, PHI, New Delhi 1998.

DIGITAL SWITCHING SYSTEMS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC654	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of	40 (8 Hours / Module)	Exam Hours	03
Lecture Hours			
CPEDITS 03			

Course Objectives: This course will enable students to

- Understand the basics of telecommunication networks and digital transmission of data.
- Study about the evolution of switching systems and the digital switching.
- Study about the telecommunication traffic and its measurements.
- Learn the technologies associated with the data switching operations.
- Understand the use of software for the switching and its maintenance

Module-1	RBT
	Level
DEVELOPMENT OF TELECOMMUNICATIONS: Network structure, Network	L1, L2
services, terminology, Regulation, Standards. Introduction to	
telecommunications transmission, Power levels, Four wire circuits, Digital	
transmission, FDM, TDM, PDH and SDH	
[Text-1]	
Module-2	
EVOLUTION OF SWITCHING SYSTEMS: Introduction, Message switching,	L1, L2
Circuit switching, Functions of switching systems, Distribution systems,	
Basics of crossbar systems, Electronic switching.	
DIGITAL SWITCHING SYSTEMS: Switching system hierarchy, Evolution of	
digital switching systems, Stored program control switching systems,	
Building blocks of a digital switching system, Basic call processing. [Text-1	
and 2]	
Module-3	
TELECOMMUNICATIONS TRAFFIC: Introduction, Unit of traffic,	L1, L2
Congestion, Traffic measurement, Mathematical model, lost call systems,	
Queuing systems.	
SWITCHING SYSTEMS: Introduction, Single stage networks, Gradings, Link	
Systems, GOS of Linked systems. [Text-1]	
Module-4	
TIME DIVISION SWITCHING: Introduction, space and time switching, Time	L1, L2
switching networks, Synchronisation.	
SWITCHING SYSTEM SOFTWARE: Introduction, Basic software	
architecture, Software architecture for level 1to 3 control, Digital switching	
system software classification, Call models, Software linkages during call,	
Feature flow diagram, Feature interaction. [Text-1 and 2]	
Module-5	T 4 T 0
MAINTENANCE OF DIGITAL SWITCHING SYSTEM: Introduction, Software	L1, L2
maintenance, Interface of a typical digital switching system central office,	
System outage and its impact on digital switching system reliability, Impact	

of software patches on digital switching system maintainability, A methodology for proper maintenance of digital switching system

A GENERIC DIGITAL SWITCHING SYSTEM MODEL: Introduction, Hardware architecture, Software architecture, Recovery strategy, Simple call through a digital system, Common characteristics of digital switching systems. Reliability analysis. [Text-2]

Course Outcomes: At the end of the course, students should be able to:

- Describe the electromechanical switching systems and its comparison with the digital switching.
- Determine the telecommunication traffic and its measurements.
- Define the technologies associated with the data switching operations.
- Describe the software aspects of switching systems and its maintenance.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Books:

- 1. Telecommunication and Switching, Traffic and Networks J E Flood: Pearson Education, 2002.
- 2. Digital Switching Systems, Syed R. Ali, TMH Ed 2002.

Reference Book:

Digital Telephony - John C Bellamy: Wiley India Pvt. Ltd, 3rd Ed, 2008.

MICROELECTRONICS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC655	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of	40 (8 Hours / Module)	Exam Hours	03
Lecture Hours	•		
CD TID ITTO			

CREDITS - 03

Course Objectives: This course will enable students to:

- Be familiar with the MOSFET physical structure and operation, terminal characteristics, circuit models and basic circuit applications.
- Confront integrated device and/or circuit design problems, identify the design issues, and develop solutions.
- Analyze and design microelectronic circuits for linear amplifier and digital applications.
- Contrast the input/output and gain characteristics of single-transistor, differential and common two-transistor linear amplifier building block stages.

Module-1	RBT Level
<u> </u>	
MOSFETS: Device Structure and Physical Operation, V-I Characteristics, MOSFET Circuits at DC, MOSFET as an amplifier and as a switch.	L1, L2
Module-2	
MOSFETS (continued): Biasing in MOS amplifier Circuits, Small Signal Operation and Models, Basic MOSFET amplifier, MOSFET internal capacitances, frequency response of CS amplifier.	L1, L2
Module-3	
MOSFETS (continued): Discrete circuit MOS amplifiers. Single Stage IC Amplifier: Comparison of MOSFET and BJT, Current sources, Current mirrors and Current steering circuits, high frequency response- general considerations.	L1, L2, L3
Module-4	
Single Stage IC Amplifier (continued): CS with active loads, high frequency response of CS, CG amplifiers with active loads, high frequency response of CG, Cascode amplifiers. CS with source degeneration (only MOS amplifiers to be dealt).	L1, L2
Module-5	
Differential and Multistage Amplifiers: The MOS differential pair, small signal operation of MOS differential pair, Differential amplifier with active loads, and frequency response of the differential amplifiers. Multistage amplifiers (only MOS amplifiers to be dealt).	L1, L2
Course outcomes: After studying this course, students will be able to:	
 Explain the underlying physics and principles of operation of Metaloxide-semiconductor (MOS) capacitors and MOS field effect transistors (MOSFETs). 	
 Describe and apply simple large signal circuit models for MOSFETs. Analyze and design microelectronic circuits for linear amplifier for digital applications. 	

• Use of discrete MOS circuits to design Single stage and Multistage amplifiers to meet stated operating specifications.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

"Microelectronic Circuits", Adel Sedra and K.C. Smith, 6th Edition, Oxford University Press, International Version, 2009.

- 1. "Microelectronics An integrated approach", Roger T Howe, Charles G Sodini, Pearson education.
- 2. **"Fundamentals of Microelectronics",** Behzad Razavi, John Wiley India Pvt. Ltd, 2008.
- **3. "Microelectronics Analysis and Design",** Sundaram Natarajan, Tata McGraw-Hill. 2007.

EMBEDDED CONTROLLER LAB

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15ECL67	IA Marks	20
Number of Lecture Hours/Week	01Hr Tutorial (Instructions) + 02 Hours Laboratory = 03	Exam Marks	80
RBT Levels	L1, L2, L3	Exam Hours	03

CREDITS - 02

Course objectives: This course will enable students to:

- Understand the instruction set of ARM Cortex M3, a 32 bit microcontroller and the software tool required for programming in Assembly and C language.
- Program ARM Cortex M3 using the various instructions in assembly level language for different applications.
- Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

Laboratory Experiments

PART-A: Conduct the following Study experiments to learn ALP using ARM Cortex M3 Registers using an Evaluation board and the required software tool.

- 1. ALP to multiply two 16 bit binary numbers.
- 2. ALP to find the sum of first 10 integer numbers.

PART-B: Conduct the following experiments on an ARM CORTEX M3 evaluation board using evaluation version of Embedded 'C' & Keil uVision-4 tool/compiler.

- 1. Display "Hello World" message using Internal UART.
- 2. Interface and Control a DC Motor.
- 3. Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.

- 4. Interface a DAC and generate Triangular and Square waveforms.
- 5. Interface a 4x4 keyboard and display the key code on an LCD.
- 6. Using the Internal PWM module of ARM controller generate PWM and vary its duty cycle.
- 7. Demonstrate the use of an external interrupt to toggle an LED On/Off.
- 8. Display the Hex digits 0 to F on a 7-segment LED interface, with an appropriate delay in between.
- 9. Interface a simple Switch and display its status through Relay, Buzzer and LED.
- 10. Measure Ambient temperature using a sensor and SPI ADC IC.

Course outcomes: After studying this course, students will be able to:

- Understand the instruction set of 32 bit microcontroller ARM Cortex M3, and the software tool required for programming in Assembly and C language.
- Develop assembly language programs using ARM Cortex M3 for different applications.
- Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

Conduction of Practical Examination:

- 1. PART-B experiments using Embedded-C are only to be considered for the practical examination. PART-A ALP programs are for study purpose and can be considered for Internal Marks evaluation.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- 3. Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

COMPUTER NETWORKS LABORATORY

B.E., VI Semester, Electronics & Communication Engineering

[As per Choice Based Credit System (CBCS) scheme]

	<u>, 1</u> , , , , , , , , , , , , , , , , , ,		
Subject Code	15ECL68	IA Marks	20
Number of Lecture	01Hr Tutorial (Instructions)	Exam Marks	80
Hours/Week	+ 02 Hours Laboratory = 03		
RBT Levels	L1, L2, L3	Exam Hours	03
	, , -		
	I .		

CREDITS - 02

Course objectives: This course will enable students to:

- Choose suitable tools to model a network and understand the protocols at various OSI reference levels.
- Design a suitable network and simulate using a Network simulator tool.
- Simulate the networking concepts and protocols using C/C++ programming.
- Model the networks for different configurations and analyze the results.

Laboratory Experiments

PART-A: Simulation experiments using NS2/NS3/OPNET/NCTUNS/NetSim/QualNet or any other equivalent tool

- 1. Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
- 2. Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
- 3. Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
- 4. Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
- 5. Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
- 6. Implementation of Link state routing algorithm.

PART-B: Implement the following in C/C++

- 1. Write a program for a HLDC frame to perform the following.
- i) Bit stuffing
- ii) Character stuffing.
- 2. Write a program for distance vector algorithm to find suitable path for transmission.

- 3. Implement Dijkstra's algorithm to compute the shortest routing path.
- 4. For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases
 - a. Without error
- b. With error
- 5. Implementation of Stop and Wait Protocol and Sliding Window Protocol
- **6.** Write a program for congestion control using leaky bucket algorithm.

Course outcomes: On the completion of this laboratory course, the students will be able to:

- Use the network simulator for learning and practice of networking algorithms.
- Illustrate the operations of network protocols and algorithms using C programming.
- Simulate the network with different configurations to measure the performance parameters.
- Implement the data link and routing protocols using C programming.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- For examination one question from software and one question from hardware or only one hardware experiments based on the complexity to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

6th Semester Open Electives Syllabus for the courses offered by EC/TC Board:

DATA STRUCTURE USING C++ B.E VI Semester (Open Elective) [As per Choice Based Credit System (CBCS) Scheme]

Course Code	15EC661	IA Marks	20
Number of Lecture Hours/Week	03	Exam Marks	80
Total Number of Lecture	40 (08 Hrs per Module)	Exam Hours	03
Hours			

CREDITS - 03

Course objectives: This course will enable students to

- Explain fundamentals of data structures and their applications essential for programming/problem solving
- Analyze Linear Data Structures: Stack, Queues, Lists
- Analyze Non Linear Data Structures: Trees
- Assess appropriate data structure during program development/Problem Solving

Module -1

INTRODUCTION: Functions and parameters, Dynamic memory allocation, Recursion. **LINEAR LISTS:** Data objects and structures, Linear list data structures, Array Representation, Vector Representation, Singly Linked lists and chains. **L1, L2**

Module -2

ARRAYS AND MATRICS: Arrays, Matrices, Special matrices, Sparse matrices.

STACKS: The abstract data types, Array Representation, Linked Representation, Applications-Parenthesis Matching & Towers of Hanoi. **L1, L2, L3**

Module -3

QUEUES: The abstract data types, Array Representation, Linked Representation, Applications-Railroad car arrangement.

HASHING: Dictionaries, Linear representation, Hash table representation. L1, L2, L3

Module -4

BINARY AND OTHER TREES: Trees, Binary trees, Properties and representation of binary trees, Common binary tree operations, Binary tree traversal the ADT binary tree, ADT binary tree and the class linked binary tree. **L1, L2, L3**

Module -5

Priority Queues: Linear lists, Heaps, Applications-Heap Sorting.

Search Trees: Binary search trees operations and implementation, Binary Search

trees with duplicates. L1, L2, L3

Course outcomes: After studying this course, students will be able to:

- Acquire knowledge of Dynamic memory allocation, Various types of data structures, operations and algorithms and Sparse matrices and Hashing
- Understand non Linear data structures trees and their applications
- Design appropriate data structures for solving computing problems
- Analyze the operations of Linear Data structures: Stack, Queue and Linked List and their applications

Text Book:

Data structures, Algorithms, and applications in C++, Sartaj Sahni, Universities Press, 2nd Edition, 2005.

- 1. **Data structures, Algorithms, and applications in C++,** Sartaj Sahni, Mc. Graw Hill, 2000.
- 2. **Object Oriented Programming with C++,** E.Balaguruswamy, TMH, 6th Edition, 2013.
- 3. **Programming in C++,** E.Balaguruswamy. TMH, 4th, 2010.

POWER ELECTRONICS

B.E., VI Semester (Open Elective)

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC662	IA Marks	20
Number of Lecture	03	Exam Marks	80
Hours/Week			
Total Number of Lecture	40 (08 Hours / Module)	Exam Hours	03
Hours			
CDEDIEC 00			

CREDITS - 03

Course Objectives: This course will enable students to

- Understand the working of various power devices.
- Study and analysis of thyristor circuits with different triggering techniques.
- Learn the applications of power devices in controlled rectifiers, converters and inverters.
- Study of power electronics circuits under different load conditions.

Module-1	RBT Level
Introduction - Applications of Power Electronics, Power Semiconductor Devices, Control Characteristics of Power Devices, types of Power Electronic Circuits. Power Transistors: Power BJTs: Steady state characteristics. Power MOSFETs: device operation, switching characteristics, IGBTs: device operation, output and transfer characteristics.	
(Text 1) Module-2	
Thyristors - Introduction, Principle of Operation of SCR, Static Anode-Cathode Characteristics of SCR, Two transistor model of SCR, Gate Characteristics of SCR, Turn-ON Methods, Turn-OFF Mechanism, Turn-OFF Methods: Natural and Forced Commutation - Class A and Class B types, Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit. (Text 2)	L1, L2, L3
Module-3	
Controlled Rectifiers - Introduction, principle of phase controlled converter operation, Single phase full converters, Single phase dual converters. AC Voltage Controllers - Introduction, Principles of ON-OFF Control, Principle of Phase Control, Single phase control with resistive and inductive loads. (Text 1)	L1, L2, L3
Module-4	
DC-DC Converters - Introduction, principle of step-down operation and it's analysis with RL load, principle of step-up operation, Step-up converter with a resistive load, Performance parameters, Converter classification, Switching mode regulators: Buck regulator, Boost regulator, Buck-Boost Regulators. (Text 1)	L1, L2

Module-5	
Pulse Width Modulated Inverters- Introduction, principle of operation,	
performance parameters, Single phase bridge inverters, voltage control of single phase inverters, current source inverters, Variable DC-link inverter,	
Boost inverter. (Text 1)	

Course outcomes: After studying this course, students will be able to:

- Describe the characteristics of different power devices and identify the applications.
- Illustrate the working of DC-DC converter and inverter circuit.
- Determine the output response of a thyristor circuit with various triggering options.
- Determine the response of controlled rectifier with resistive and inductive loads.

Evaluation of Internal Assessment Marks:

It is suggested that at least a few experiments of Power Electronics are conducted by the students for better understanding of the course. This activity can be considered for the evaluation of 5 marks out of 20 Internal assessment marks, reserved for the other activities.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Book:

- 1. Mohammad H Rashid, Power Electronics, Circuits, Devices and Applications, 3rd/4th Edition, Pearson Education Inc. 2014, ISBN: 978-93-325-1844-5.
- 2. M.D Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897.

- 4. L. Umanand, Power Electronics, Essentials and Applications, John Wiley India Pvt. Ltd, 2009.
- 5. Dr. P. S. Bimbhra, "Power Electronics", Khanna Publishers, Delhi, 2012.
- 6. P.C. Sen, "Modern Power Electronics", S Chand & Co New Delhi, 2005.

DIGITAL SYSTEM DESIGN USING VERILOG

B.E., VI Semester (Open Elective)

[As per Choice Based Credit System (CBCS) scheme]

Subject Code:	15EC663	IA Marks: 20	
Number of Lecture Hours/Week:	03	Exam Marks: 80	
Total Number of Lecture Hours:	40 (08 Hrs per module)	Exam Hours: 03	
CREDITS - 03			

Course objectives: This course will enable students to:

- Understand the concepts of Verilog Language.
- Design the digital systems as an activity in a larger systems design context.
- Study the design and operation of semiconductor memories frequently used in application specific digital system.
- Inspect how effectively IC's are embedded in package and assembled in PCB's for different application.
- Design and diagnosis of processors and I/O controllers used in embedded systems.

Module -1	RBT
	Level
Introduction and Methodology:	L1, L2,
Digital Systems and Embedded Systems, Real-World Circuits, Models, Design Methodology (1.1, 1.3 to 1.5 of Text).	L3
Combinational Basics: Combinational Components and Circuits, Verification of Combinational Circuits.(2.3 and 2.4 of Text)	
Sequential Basics : Sequential Datapaths and Control Clocked Synchronous Timing Methodology (4.3 up to 4.3.1,4.4 up to 4.4.1 of Text).	
Module -2	
Memories: Concepts, Memory Types, Error Detection and Correction (Chap 5 of Text).	L1, L2, L3
Module -3	
Implementation Fabrics: Integrated Circuits, Programmable Logic Devices,	L1, L2,
Packaging and Circuit boards, Interconnection and Signal integrity (Chap 6 of Text).	L3
Module -4	
I/O interfacing: I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software (Chap 8 of Text).	L1, L2, L3
Module -5	
Design Methodology: Design flow, Design optimization, Design for test, Nontechnical Issues (Chap 10 of Text).	L1, L2, L3, L4

Course outcomes: After studying this course, students will be able to:

- Construct the combinational circuits, using discrete gates and programmable logic devices.
- Describe Verilog model for sequential circuits and test pattern generation.

- Design a semiconductor memory for specific chip design.
- Design embedded systems using small microcontrollers, larger CPUs/DSPs, or hard or soft processor cores.
- Synthesize different types of processor and I/O controllers that are used in embedded system.

Question paper pattern:

- The question paper will have ten questions.
- Each full Question consisting of 16 marks. There will be 2 full questions (with a maximum of Three sub questions from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Peter J. Ashenden, "Digital Design: An Embedded Systems Approach Using VERILOG", Elesvier, 2010.