

1) Design a Combinational circuit that converts 8421 BCD Code to Excess-3 Code.

Binary Code decimal $\Rightarrow 0$ to $9 \rightarrow 10$ to 15 is taken as don't care

Decimal	BCD				Excess-3 Code			
	8 A	4 B	2 C	1 D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	X	X	X	X
11	1	0	1	1	X	X	X	X
12	1	1	0	0	X	X	X	X
13	1	1	0	1	X	X	X	X
14	1	1	1	0	X	X	X	X
15	1	1	1	1	X	X	X	X

For W

CD \ AB	00	01	11	10
00	0	1	3	2
01		1	1	1
11	X	X	X	X
10	1	1	X	X

$$W = A + BC + BD$$

For X

CD \ AB	00	01	11	10
00		1	1	1
01	1			
11	X	X	X	X
10		1	X	X

$$X = BD + \bar{B}C + B\bar{C}\bar{D}$$

CD \ AB	00	01	11	10
00	1		1	
01	1		1	
11	X	X	X	X
10	1		X	X


$$Y = \bar{C}\bar{D} + CD$$

CD \ AB	00	01	11	10
00	1			1
01	1			1
11	X	X	X	X
10	1		X	X

$$Z = \bar{D}$$

$$Y = C \odot D$$

Circuit Diagram.




2) Design a Synchronous Counter which counts the sequence 001, 001, 010, 011, 100, 101, 110, 111, 000 using T flip-flop.

Step 1: $n = 3$ bits, Flip flop = T flip flop

Step 2: Excitation table for T flip flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3: State diagram & State Table



Present State			Next State			T_A	T_B	T_C
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}			
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

$Q_B Q_C$	00	01	11	10
Q_A				
0			1	
1			1	


$$T_A = Q_B Q_C$$

$Q_B Q_C$	00	01	11	10
Q_A				
0		1	1	
1		1	1	

$$T_B = Q_C$$

$Q_B Q_C$	00	01	11	10
Q_A				
0	1	1	1	1
1	1	1	1	1

$$T_C = 1$$



3) Design a module -10 Synchronous binary Up-counter .


Step 1: $n = 4$, flip-flop = T Flipflop

range of counting $= 0 \text{ to } n-1 = 0 \text{ to } 9$.

Step 2: Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3: State diagram



Q_A	Q_B	Q_C	Q_D	Q_{A+1}	Q_{B+1}	Q_{C+1}	Q_{D+1}	T_A	T_B	T_C	T_D
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	1
1	0	1	0	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x	x	x
1	1	0	1	x	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x	x

$Q_C Q_D$	00	01	11	10
$Q_A Q_B$				
00				
01				
11	x	x	x	x
10		1	x	x

$$T_A = Q_A Q_D + Q_B Q_C Q_D$$

$Q_C Q_D$	00	01	11	10
$Q_A Q_B$				
00			1	
01			1	
11	x	x	x	x
10			x	x

$$T_B = Q_C Q_D$$


$Q_C Q_D$	00	01	11	10
$Q_A Q_B$				
00			1	1
01			1	1
11	x	x	x	x
10			x	x

$$T_C = Q_A Q_B$$

Excitation table for T flip flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0


State diagram




State table

Q_2	Q_1	Q_2^+	Q_1^+	T_2	T_1
0	0	1	1	1	1
0	1	0	0	0	1
1	0	0	1	1	1
1	1	1	0	0	1

Flip Flop




$$T_2 = \overline{Q_1}$$




$$T_1 = 1$$

Circuit diagram:



6) Draw the state table for the following state diagram.



I State table:

Present state	Next state		O/P Z
	x=0	x=1	
S ₀	S ₀	S ₁	0
S ₁	S ₁	S ₀	1

II state assignment:


$$S_0 = 0$$

$$S_1 = 1$$

State table:

Present State Q _A	Next state		O/P
	x=0	x=1	
0	0	1	0
1	1	0	1

III K-map



$$Q_{A+1} = Q_A \bar{x} + \bar{Q}_A x$$

$$D_A = Q_A \oplus x$$

$$Z = Q_A$$

Logic diagram

