

2D Lifting Based Discrete Wavelet Transform Architecture based on Sub Expression Reduction Technique

V. Anbumani
Department of ECE
Kongu Engineering College
Erode, India
anbumanivenkat@gmail.com

V. Geetha
Department of ECE
Kongu Engineering College
Erode, India
geethavelliyangiri@gmail.com

G. Murugesan
Department of ECE
Kongu Engineering College
Erode, India
gmece@gmail.com

Abstract— There are several methods to implement DWT. But lifting scheme is preferred because it reduces the computational complexity and is easy to implement. 9/7 filter coefficient are used in lifting scheme since they are originally implemented in JPEG codec 2000. Much architecture were developed using lifting scheme. But the number of computations is more leading to less efficient architecture. As an existing work, CSD algorithm based parallel flipped lifting 2D DWT using dual-scan technique (CSDPF) is designed with the modified flipping scheme using Canonical Signed Digit (CSD) algorithm.

In order to reduce the computations Flipping Structure for a Lifting based Discrete Wavelet Transform using Sub Expression Sharing (SES) is developed for image compression. To improve the computational efficiency, area and power requirements sub expression sharing technique is used. In the case where several multipliers are present in a network of operators, the savings is achieved by identifying common subexpressions and sharing the two most common subexpressions that is expected to save the number of additions. It reduces the arithmetic resources like shifter and adder in its implementation. Using SES method the number of computations is reduced to half of the total computations. Hence a computationally efficient architecture with area and power reduction by 32% and 5% respectively is designed. The various applications include fax transmission, satellite remote sensing, high definition television, storage and transmission of CT and MRI scans etc.

Keywords—DWT, Flipping Structure, SES

I. INTRODUCTION

Image compression technique is necessary to reduce the size of the image file for an efficient storage and transmission of the data. It removes redundant or irrelevant information, and encodes what remains. Image compression is implemented to obtain shot to shot time latency, video-clip transmission, streaming-real time video conference etc., JPEG 2000, based upon Discrete Wavelet Transform (DWT) is the image compression standard employed in this technique since it is a single approach to lossy and lossless compression. It has superior compression performance, error resilience, multiple resolution representation, supports domain-specific metadata in file format. The DWT has better acceptance in signal processing and image compression. Because DWT produces a few significant coefficients for the signals with discontinuities. Thus, better results are obtained for DWT nonlinear approximation rather than other transformations.

In recent years, DWT has been extensively used in various application fields due to its proficiency of decomposing a signal at many resolution levels. By selecting proper shifting and scaling factors, DWT can do decomposition of a signal into components in dissimilar octaves or frequency ranges. The small scaling factor relates to fine details of the signal whereas the large scaling factor to coarse details. The shifting factor relates to the time or space localization of the signal. In Fourier transform and cosine transform the signals are characterized only in frequency domain. But in the case of DWT, signals are characterized by both frequency domain and time domain which offers proficient decomposition of the signal.

DWT is attractive for analysis and more suitable for non-stationary signals since in DWT, the signal which is transformed will not be unable to find the time information. Due to the availability of time domain information without any loss DWT has been taking on to be a component in several image compression standards, for instance JPEG2000. Hence DWT is composed of multirate filters and can achieve high compression ratio by the decomposition of the signals into sub-bands of time and frequency information. As exhaustive calculation is to be performed in several day to day practical applications efficient and cheap hardware is a must. In the up-to-date development, a lot of 2-D DWT VLSI architectures have been recommended to meet the requirements of real time processing. Initially the DWT designs are constructed on convolutions and the second-generation DWTs are built on lifting algorithms.

There are quite a lot of research works in the area of 2D DWT VLSI designs [1]-[15]. Anand Darji et al. [1] have proposed folded dual-scan parallel flipping architecture for a lifting-based 2-D Discrete Wavelet Transform to reduce the data path to only six multipliers and eight adders and as well keeping the same critical path. C.T. Haung et al. [4] have proposed flipping structure with memory efficient lifting-based DWT VLSI architecture to minimize the critical path. Y. K. Lai et al. [7] have proposed a 2-D DWT VLSI architecture with better enactment in speed and memory utilization with parallel scanning method. W. Zhang et al. [15] have proposed a high speed lifting scheme based DWT architecture. In this, single lifting step can perform computation using three pipelining stages, smaller number registers and T_m critical path delay.

In this paper, multipliers are substituted with optimized shift-and-add operation in 2D lifting. The rest of the paper is ordered as follows. In Section II, CSD algorithm based parallel flipped lifting 2D DWT using dual-scan technique is explained. The proposed 2D-DWT architecture using SES technique is explained in Section III. In Section IV, simulation results and performance comparison of CSD and SES based 2D DWT architectures are included. Finally, a brief conclusion and future scope is given in Section V.

II. CSD ALGORITHM BASED PARALLEL FLIPPED LIFTING 2D DWT USING DUAL-SCAN TECHNIQUE(CSDPF)

Unlike the conventional algorithm, in CSDPF, the computation of the intermediate data is performed on different paths and the calculation is in parallel manner in the present computation and applied in the subsequent operation [1]. The mathematical formulation for the CSDPF is depicted in (1)-(4). For accessing inputs in Z-scan approach the odd and even inputs are retrieved. Basic lifting equations can be rearranged as the following equations (1) to (4).

$$\frac{d_i^1}{\alpha} = \frac{d_i^0}{\alpha} + (s_i^0 + s_{i+1}^0) \quad (1)$$

$$\frac{s_i^1}{\alpha\beta} = \frac{s_i^0}{\alpha\beta} + \left(\frac{d_{i-1}^1}{\alpha} + \frac{d_i^1}{\alpha}\right) \quad (2)$$

$$\frac{d_i^2}{\alpha\beta\gamma} = \frac{d_i^1}{\alpha\beta\gamma} + \left(\frac{s_i^1}{\alpha\beta} + \frac{s_{i+1}^1}{\alpha\beta}\right) \quad (3)$$

$$\frac{s_i^2}{\alpha\beta\gamma\delta} = \frac{s_i^1}{\alpha\beta\gamma\delta} + \left(\frac{d_{i-2}^2}{\alpha\beta\gamma} + \frac{d_i^2}{\alpha\beta\gamma}\right) \quad (4)$$

For example, in the operation in equation (1), during the computation cycle of $\frac{d_i^1}{\alpha}$, $\frac{d_i^0}{\alpha}$ is computed at the same time with the addition procedure between s_i^0 and s_{i+1}^0 . Similarly equation (2) is computed. Since outputs $\frac{d_i^1}{\alpha}$ and $\frac{s_i^1}{\alpha\beta}$ considered from the first lifting operation are applied in the second lifting step, during the second lifting step in equations (3) and (4), as a replacement for the actual scaling parameters $1/\alpha\beta\gamma$ and $1/\alpha\beta\gamma\delta$, signals d_i^1 and s_i^1 are scaled by $1/\beta\gamma$ and $1/\gamma\delta$. Thus, the critical path $2T_m$ is minimized to T_m . As given by the equations (5) and (6) the overall outputs are scaled down as follows:

$$d_i = \frac{d_i^2 \alpha \beta \gamma}{k} \quad (5)$$

$$s_i = s_i^2 * k \alpha \beta \gamma \delta \quad (6)$$

To create DWT architecture with minimum area and power consumption, the constant coefficients can be prearranged via Canonic Signed Digit (CSD) illustration with smallest number of non-zero bits. The CSD representation of a number comprises the least possible number of non-zero bits, thus the tag canonic. In CSD methodology, no two succeeding bits in a CSD number are non-zero. CSD quantities cover the range $(-4/3, 4/3)$, out of which the standard range $[-1, 1]$ are the chief concern. Amongst the W -bit CSD statistics in the range $[-1, 1]$, the typical number of

non-zero bits is $W/3 + 1/9 + O(2^{-W})$. Hence, typically CSD numbers encloses approximately 33% less substantial quantity of non-zero bits than two's complement statistics. The CSDPF architecture is designed with CSD and is compared with Sub Expression Sharing technique.

A. CSD Multiplication

In constant multiplier, the multiplication function can be approved by either addition or subtraction process of partial product expressions analogous to the non-zero bit positions. A CSD-encoded multiplier comprises the least amount of non-zero bits and, henceforth, entails the minimum number of addition or subtraction tasks. In CSD encoding, initially two's complement is taken for the constant coefficients, then signed bit is introduced if there is a presence of consecutive non-zero bits. Here, the first bit is made as the signed bit and the consecutive non-zero bits are made zero till the next zero bit arrives from right to left. Then the immediate zero bit after the consecutive non-zero bits, is made as a non-zero bit. Hence, it reduces the amount of multipliers by decreasing the number of non-zero bits.

CSD based four stages of multiplication alpha, beta, gamma and delta is modeled. Design of CSD based Alpha stage is described as follows:

B. Alpha Stage

The value of α co-efficient is,

$$\alpha = -1.5861$$

Its flipping value is,

$$\frac{1}{\alpha} = -0.63$$

Its binary representation is,

$$\text{Binary} = 0000.101000010100$$

Its 2's complement value is,

$$2's \text{ complement} = 1111.010111101100$$

Its Canonical Signed Digit representation is,

$$\text{CSD code} = 0000. \bar{1}0\bar{1}0000\bar{1}0\bar{1}00$$

Hence 22 shifts are required for the computation of alpha stage.

Representation of CSD for α co-efficient in equation form is given below in (7)

$$2^{-1}x - 2^{-3}x - 2^{-8}x - 2^{-10}x \quad (7)$$




Fig. 1. Block Diagram of Alpha Stage Using CSD

The above Fig 1 illustrates the alpha stage of the CSD representation. Similar procedure is followed for the design and verification of the remaining three stages of multiplication namely beta, gamma and delta.

III. 2D DWT ARCHITECTURE USING SUB EXPRESSION SHARING (SES) TECHNIQUE

In this proposed method, to diminish the total utilized quantity of arithmetic resources like multipliers and adders, Sub Expression Sharing (SES) technique is introduced. First of all, to implement the SES method, the constant coefficients are converted into canonical signed digit (CSD). The CSD representation itself reduces few bits, resulting to the decline of the quantity of multipliers. But to reduce their number further, SES technique is adopted. And then the arithmetic resources, area and power of the existing architecture and the proposed method is compared and the results are verified. Hence, an efficient architecture is designed with very few computations.

A. Sub Expression Sharing Technique

Generally, the possibility for subexpression sharing in a single multiplier is inadequate. Conversely in the instance of digital filters everywhere several multipliers are required to do multiplication operation of the related values. Hence there is more chances to be protracted from sharing subexpressions. Identification of common subexpressions can contribute essential hardware declines.

Example of common sub expression sharing

$$y = 0.10\bar{1}00010\bar{1} * x$$

This may be implemented as given in equation (8)

$$y = (x \gg 1) - (x \gg 3) + (x \gg 7) - (x \gg 9) \quad (8)$$

Alternatively, this multiplication can be implemented as

$$\begin{aligned} x2 &= x - x \gg 2 \\ y &= (x2 \gg 1) + (x \gg 7) \end{aligned} \quad (9)$$

Equation (9) shows the reduction in addition operation. So the quantity of adders that will be eradicated by a common subexpression taking place N-times is N - 1. The only pretend in creating the precise count is to pay attention that overlapping subexpressions are not calculated double the times. Hence, the system of subexpression sharing has the prospective of realizing significant savings in the quantities of additions used. As said before, SES can lessen the quantity of adders by approximately 50%. SES based four stages of multiplication alpha, beta, gamma and delta is modeled. Design of SES based Alpha stage is described as follows:

B. Alpha Stage

The value of α co-efficient is,

$$\alpha = -1.5861$$

Its flipping value is,

$$\frac{1}{\alpha} = -0.63$$

Its binary representation is,

$$\text{Binary} = 0000.101000010100$$

Its 2's complement value is,

$$2's \text{ complement} = 1111.010111101100$$

Its Canonical Signed Digit representation is,

$$\text{CSD code} = 0000.1\bar{0}1\bar{0}0000\bar{1}\bar{0}1\bar{0}0$$

Representation of SES for α co-efficient in equation form is given below in (10)

$$\begin{aligned} &= -2^{-1}x - 2^{-3}x - 2^{-8}x - 2^{-10}x \\ &= -2^{-1}(x + 2^{-2}x) - 2^{-8}(x + 2^{-2}x) \\ &= -2^{-1}((x + 2^{-2}x) + 2^{-7}(x + 2^{-2}x)) \end{aligned} \quad (10)$$

Hence 22 shifts are required in CSD method of implementation and 10 shifts are required in SES method of implementation. The block diagram of the Alpha stage using SES representation is given in Fig 2.




Fig. 2. Block Diagram of Alpha stage using SES

C. Beta Stage

The value of α and β co-efficient are,

$$\alpha = -1.5861 \text{ and } \beta = -0.0529$$

Its flipping value is,

$$\frac{1}{\alpha\beta} = 12$$

Its binary representation is,

$$\text{Binary} = 1100.000000000000$$

Its Canonical Signed Digit representation is,

$$\text{CSD code} = 10\bar{1}00.000000000000$$

Representation of SES for β co-efficient in equation form is given below in (11)

$$\begin{aligned} &= 2^4x - 2^2x \\ &= 2^2(2^2x - x) \end{aligned} \quad (11)$$

Hence 6 shifts are required in CSD method of implementation and 4 shifts are required in SES method of implementation. The block diagram of the Beta stage using SES representation is given in Fig 3.




Fig . 3. Block Diagram of Betastage using SES

V. CONCLUSION AND FUTURE SCOPE

The Discrete Wavelet Transform provides a multi-resolution of images. The 2-D DWT has been designed for less computational flipping architecture using Sub Expression Sharing algorithm. The code for these structures was written in Verilog and synthesized using Synopsys tool and the performance results were obtained. In 2-D DWT using SES, the quantity of calculations is reduced to half of the entire computations in the CSD based flipping 2D DWT architecture. The area and power is diminished by 32% and 5% respectively. It is concluded that the architecture designed with SES technique is computationally efficient and has a lower memory storage requirement. The future scope is to model 3-D DWT structure using the SES technique and implement.

REFERENCES

- [1] Anand Darji, Member, IEEE, Shubham Agrawal, Ankit Oza, Vipul Sinha, Aditya Verma, Merchant S N, Member, IEEE, and Chandorkar A N, Senior Member, IEEE (2014), 'Dual-Scan Parallel Flipping Architecture for a Lifting-Based 2-D Discrete Wavelet Transform,' IEEE Transactions On Circuits and Systems—II: Express Briefs, Vol. 61, No. 6, pp. 629–642.
- [2] Cheng C and Parhi K (2008), 'High-speed VLSI implementation of 2-D discrete wavelet transform,' IEEE Trans. Signal Process., Vol. 56, No. 1, pp. 393–403.
- [3] Daubechies I and Sweldens W (1998), 'Factoring wavelet transforms into lifting schemes,' J. Fourier Anal. Appl., Vol. 4, No. 3, pp. 247–269.
- [4] Haung C T, Tseng P C and Chen L G (2004), 'Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform,' IEEE Trans. Signal Process., Vol. 52, No. 4, pp. 1080–1089.
- [5] Hsia C H, Chiang J S and Guo J M (2013), 'Memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform,' IEEE Trans. Circuits Syst. Video Technol., Vol. 25, No. 4, pp. 671–683.
- [6] Jou J M, Shiau Y H and Liu C C (2001), 'Efficient VLSI architectures for the bi-orthogonal wavelet transform by filter bank and lifting scheme,' in Proc. IEEE ISCAS, Vol. 2, pp. 529–532.
- [7] Lai Y K, Chen L F and Shih Y C (2009), 'A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform,' IEEE Trans. Consum. Electron., Vol. 55, No. 2, pp. 400–407.
- [8] Liao H, Mandal M K and Cockburn B F (2004), 'Efficient architectures for 1-D and 2-D lifting-based wavelet transforms,' IEEE Trans. Signal Process., Vol. 52, No. 5, pp. 1315–1326.
- [9] Shi G, Liu W, Zhang L and Li F (2009), 'An efficient folded architecture for lifting-based discrete wavelet transform,' IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 56, No. 4, pp. 290–294.
- [10] Sweldens W (1995), 'The lifting scheme: A new philosophy in bi-orthogonal wavelet constructions,' in Proc. SPIE, pp. 247–269.
- [11] Tseng P C, Huang C T and Chen L G (2002), 'Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method,' in Proc. APCCAS, Vol. 1, pp. 363–366.
- [12] Wu B and Lin C (2005), 'A high performance and memory efficient pipeline architecture for 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec,' IEEE Trans. Circuits Syst. Video Technol., Vol. 15, No. 12, pp. 1615–1628.
- [13] Xiong C Y, Tian J W and Liu J (2006), 'A note on Flipping Structure: An efficient VLSI architecture for lifting-based discrete wavelet transform,' IEEE Trans. Signal Process., Vol. 54, No. 5, pp. 1910–1916.
- [14] Xiong C, Tian J, and Liu J (2007), 'Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme,' IEEE Trans. Image Process., Vol. 16, No. 3, pp. 607–614.
- [15] Zhang W, Jiang Z, Gao Z and Y. Liu (2012), 'An efficient VLSI architecture for lifting-based discrete wavelet transform,' IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 59, No. 3, pp. 158–162.