IL2239 - Course Project Design of a SAR ADC

J. Altayó B. Sunedahl

March of 2019

Outline

Transistor-level Design **Project Description** Comparator Roles and Responsibilities Digital-to-Analog Converter Design Flow System-level Design Layout Problem Statement Comparator Digital-to-Analog Converter **Proposed Solution** Verilog-AMS moddeling Co-design Comparator Simulations Digital-to-Analog Converter Figures of Merit Successive Approximation Conclusions Register Simulation Results References

Project Description

Design of a single-ended SAR ADC with the following specifications.

- Comparator clock frequency: 100 MHz
- ► SNDR > 28 dB and SFDR > 37 dB
- ► Technology: 150 nm CMOS
- Supply voltage: 1.8 V
- ▶ Input amplitude (V_{in}) : $0.5 V_{pp}$
- ▶ Input common-mode voltage: $0 \ge V_{\rm in,cm} \ge 1.8 \text{ V}$
- ightharpoonup Voltage reference: $V_{
 m ref} \leq 1.8~{
 m V}$
- ightharpoonup Switghing enegy below 30 pJ for $V_{
 m in}=$ 300 mV

Roles and Responsibilities

Jordi:

- Comparator
- Successive Approximation Register
- Comparator Layout

Björn:

- Digital-to-Analog Converter
- ► Sample & Hold
- ► DAC Layout

Design Flow

We used a top-down design approach:

- 1. System-level design
- 2. Behavioral moddeling using Verilog-AMS
- 3. Transistor level mddeling
- 4. Layout

Design Flow

We used a top-down design approach:


- 1. System-level design
- 2. Behavioral moddeling using Verilog-AMS
- 3. Transistor level mddeling
- 4. Layout

Co-simulations where also used to test individual blocks functionality

System-level Design I

Problem Statement

The basic block diagram of a SAR ADC looks as follows



System-level Design II

Proposed Solution

We choosed to use the following topology:

- ► Comparator: Strong ARM Latch
 - Reduced power consumption
 - Fast operation
 - Small area

System-level Design II

Proposed Solution

We choosed to use the following topology:

- Comparator: Strong ARM Latch
 - Reduced power consumption
 - Fast operation
 - Small area
- ► DAC: Charge redistribution weighted capacitors
 - Suitable for CMOS technology
 - Integrates the Sample & Hold

System-level Design III

Verilog-AMS moddeling

Comparator moddeling:

```
always @(posedge CLK) begin
        #5
2
        outn = 0; outp = 0;
3
    end
    always @(negedge CLK) begin
      if(V(inp) > V(inn)) begin
        #50
7
        outp = 1; outn = 0;
8
      end else begin
9
        #50
10
        outp = 0; outn = 1;
11
      end
12
    end
13
```

Some delay was added to the behavioral moddel.

System-level Design III

Verilog-AMS moddeling

Digital-to-Analog Converter moddeling:

```
1 analog begin
2 always @(posedge CLK) begin
3 for(i=0, i < 5, i++) begin
4 result += input[5-i] * Vref/5;
5 end
6 V(out) <+ transition(result, 1ns, 0.1ns, 0.1ns)
7 end
8 end</pre>
```

System-level Design III

Verilog-AMS moddeling

Comparator

- ▶ Use itemizzze a lot.
- ▶ Use itemizzze a lot.
- Use itemizzze a lot.

Digital-to-Analog Converter I

To ensure good matching we used:

Common centroid technique

Digital-to-Analog Converter I

To ensure good matching we used:

- Common centroid technique
- Base unit of half the capacitance

Digital-to-Analog Converter I


To ensure good matching we used:

- Common centroid technique
- Base unit of half the capacitance
- Dummy capacitors at the edges


Digital-to-Analog Converter I

To ensure good matching we used:

- Common centroid technique
- Base unit of half the capacitance
- Dummy capacitors at the edges



Digital-to-Analog Converter II



Figures of Merit

References

- T.C. Carusone, D. Johns, and K. Martin, *Analog integrated circuit design*, Analog Integrated Circuit Design, Wiley, 2011.
- Franco Maloberti, *Analog design for cmos vlsi systems*, vol. 646, Springer Science & Business Media, 2006.
- Behzad Razavi, *Principles of data conversion system design*, 1 ed., McGraw-Hill, Inc., New York, NY, USA, 2001.
- N. Ivanisevic P. Chaourani M. Wakar T. Chen S. Rodriguez, J. Katic, *Course tutorials*, 2011-2018.
- C. Saint and J. Saint, *Ic mask design: Essential layout techniques*, McGraw-Hill professional engineering, McGraw-Hill, 2002.