



# Jordi Altayó González

*Electrical Engineer*

*I am a 22-year-old Electrical Engineering student passionate about technology. My career goal is to gain experience in all facets of Engineering and move towards Microelectronic Design. I am also a musician with interests in Art and Philosophy.*

## Education

- 2012–2014 **High School**, *Sagrada Família*, Sabadell.  
Technological modality. See [diploma](#).
- 2014–2018 **Electrical Engineering B.Sc**, *UPC-ETSETB*, Barcelona.  
Electronics track. 240 ECTS.
- 2018–2020 **Embedded Systems M.Sc**, *KTH*, Stockholm.  
Embedded Electronics track. 120 ECTS
- 2002–2016 **Musical Education**, *Professional Conservatory*, Sabadell.
  - *Main instrument*: viola.
  - *Secondary instruments*: piano and trombone.
  - *Others*: composer and arranger.

## Experience

- 2014–2018 **Private teacher**.  
Maths, Physics and Electronics teacher for high-school-level students.
- 2015–2018 **Musician**, *Simfònica de Cobla i Corda de Catalunya*, Girona.  
Titular violist. Participated in various award-winning CD recordings such as *Tossudament Llach*, *Cançó d'Amor i de Guerra* and *The Very Best*.
- 2015–2018 **Musician**, *Eiron Quintet*, Sabadell.  
Founder and member of the group.
- Feb–Jul 2018 **R&D Intern**, *eSilicon*, Barcelona.  
Development of a metric analysis tool for ASIC HLBs under Synopsys PrimeTime and ICC2 environments as part of an internship and the Bachelor's Degree Thesis. This tool will allow designers to have a quick overview on all aspects of the block during the design process without the need to deepen into the design and potentially lose time by analyzing useless or redundant data. It will also provide reports with design changes proposals (ECO) to either facilitate timing closure or reduce power consumption.

## Courses, awards and recognitions

- October 2015 **Composition Contest**, *Professional Conservatory*, Sabadell.  
Jury award for the piece "Quartet de Tardor". See [diploma](#).
- October 2016 **Innovate or Die<sup>†</sup>**, *LEINN*, Barcelona.  
Second place at the challenge of Pyrum®. See [diploma](#).
- October 2016 **Composition Contest**, *Professional Conservatory*, Sabadell.  
Jury and public award for the piece "Petit Príncipe". See [diploma](#).

Stridsbergavägen 42 – 163 41 – Spånga, Stockholm Country

☎ +34 695 758 519 • ✉ [jordialtayo+cv@gmail.com](mailto:jordialtayo+cv@gmail.com) • in [jagjordi](#)

This is a living document. To obtain the latest version visit [jagjordi.github.io](https://jagjordi.github.io)

1/2

- November **EBEC<sup>†</sup>**, *B.E.S.T.*, Barcelona.  
 2016 Winner of the Regional edition. See [diploma](#).
- April 2017 **EBEC<sup>†</sup>**, *B.E.S.T.*, Valladolid.  
 Finalist of the National edition. See [diploma](#).

<sup>†</sup>EBEC stands for European B.E.S.T. (Board of European Students of Technology) Engineering Competition. It is a contest where participants are given 48 hours to solve a challenge by designing and building a functional prototype with the resources provided by the organizers.

- Sept–Dec **CBI Course**, *UPC & CERN*, Barcelona & Geneva.  
 2017 Operational methods for radiation inspection project. See [diploma](#).
- March **Hackathon Mobility**, *SEAT & CARNET*, Barcelona.  
 2018 First place at SEAT challenge: *AI for Mobility & Driving Experience*. See [prize](#) and [video](#).

## Languages

- Spanish Native  
 Catalan Native  
 English C1 (IELTS) See [certificate](#)  
 French B2 (DELF) See [certificate](#)

## Personal Skills

- |   |   |  |
|---|---|--|
| <b>Programming Languages</b>  | <b>Hardware Languages</b>   | <b>Software</b>  |
| <ul style="list-style-type: none"> <li>○ Python</li> <li>○ MATLAB</li> <li>○ C/C++</li> <li>○ Tcl/Tk</li> <li>○ Bash</li> </ul> | <ul style="list-style-type: none"> <li>○ Verilog</li> <li>○ VHDL</li> <li>○ SystemVerilog</li> <li>○ Verilog A/AMS</li> </ul> | <ul style="list-style-type: none"> <li>○ PrimeTime</li> <li>○ IC Compiler II</li> <li>○ Design Compiler</li> <li>○ Cadence Virtuoso</li> <li>○ Altium Designer</li> <li>○ GNU/Linux</li> <li>○ Git/SVN</li> <li>○ LabVIEW (<a href="#">CLAD</a>)</li> <li>○ L<sup>A</sup>T<sub>E</sub>X</li> </ul> |
- 
- |   |  |
|---|--|
| <b>Soft Skills</b>  | <b>Others</b>  |
| <ul style="list-style-type: none"> <li>○ Multidisciplinary team-work capabilities</li> <li>○ Ability to adapt to changes in undergoing projects</li> <li>○ Excellent communication skills</li> <li>○ Ability to analyze and solve complex problems</li> </ul> | <ul style="list-style-type: none"> <li>○ Driving license</li> <li>○ Own car</li> </ul> |

## Projects

- December **Ultrasound distance meter**, *UPC*, Barcelona.  
 2015 Project developed in a group of 4 engineers. Report can be downloaded [here](#).
- December **Design of a Class-D audio amplifier**, *UPC*, Barcelona.  
 2016 Project developed in a group of 4 engineers. Report can be downloaded [here](#).
- June 2017 **Autonomous weather-related measurement adquisition system**, *UPC*, Barcelona.  
 Project developed in a group of 2 engineers. Report can be downloaded [here](#).
- December **CBI Course**, *UPC & CERN*, Barcelona & Geneva.  
 2017 Project developed in a student team of 2 engineers, 2 designers and 2 MBAs.  
 Final dossier can be downloaded [here](#).
- June 2018 **Bachelor's Thesis**, *eSilicon & UPC*, Barcelona.  
*Improving ASIC HLBs Quality of Results Using Design Metrics*. See *Experience* for Project details.
- March **Design of a SAR ADC**, Stockholm.  
 2019 Design of a 5-bit SAR ADC operating at 100 MHz. See report [here](#).
- Ongonig **KTH Formula Student**, *UPC*, Stockholm.  
 Member of the low-voltage electronics group. See website [here](#).