0

Figure I shows am inverting comparator with positive feedback. This circuit converts an irregular-shaped waveform to a square wave or pulse. The circuit is known as the Schmitt trigger or squaring circuit. The imput Voltage vin triggers the output vo every time it enceeds certain voltage levels called the upper threshold voltage Vut and lower threshold voltage Vet, as shown in Figure 2.




Figure 1. In verting comparator as schmitt trigger. In Figure 1, these threshold values of Voltages are obtained by using the Voltages divider R_1-R_2 , where the Voltage across R_1 is fed back to the (+) input. The Voltage across R_1 is a variable reference threshold voltage that depends on the Value and polarity of the output voltage v_0 . When $v_0 = + V_{sat}$, the Voltage

Vut The input Voltage Vin must be slightly more positive them Vut in order to cause the output Voltage to switch from + Vsat to - Vsat. As long as Vin < Vut, Vo is at + Vsat. Using the voltage divider rule,

$$V_{ut} = \frac{R_1}{R_1 + R_2} (+ V_{sat}) - 0$$




Figure 2. Input and output waveforms of Schmitt trigger.

On the other Remel, when $V_0 = -V_{\text{sat}}$, the Voltage across R, is referred to as lower threshold voltage, Vet. Vin must be slightly more negative them Vet in order to cause V_0 to switch from $-V_{\text{sat}}$ to $+V_{\text{sat}}$.

In other words, for Vin Values greater them Vet, 3 Vo is at -Vsat. Vet is given by the following equation:

$$V_{et} = \frac{R_1}{R_1 + R_2} (-V_{sat}) - (2)$$

Thus, if the threshold voltages Vut and Vet are made learger than the imput noise voltages, the positive feedback will eliminate the false output transitions. Also the positive feedback, because of its regenerative action, will make the switch faster between + Vsat and - Vsat. In Figure 1, resistance $Rom \cong R_1 \parallel R_2$ is used to minimize the offset problems.

Figure 2 shows that the output of the Schmitt trigger is a square wave when the input is a sine wave.

The comparator with positive feedback is said to exhibit hysteresis, a dead-band condition. That is, when the input of the comparator exceeds Vut, its output switches from t Vsat to -Vsat and reverts back to its original state, t Vsat, when the input goes below Vet. The Rysteresis Voltage is, of course, equal to the difference between Vut and Vet. Therefore,

$$V_{Ry} = V_{ut} - V_{et}$$

$$V_{Ry} = \frac{R_1}{R_1 + R_2} \left[+ V_{sat} - (-V_{sat}) \right] - 3$$

The Vo versus Vin Plot of the Physteresis Voltage is 4 shown in Figure 3.




Figure 3. Vo versus Vin plot of the hysteresis voltage.

Q1. In the circuit of Figure 1, $R_1 = 100 - \Omega$, $R_2 = 56 \text{ K}\Omega$, $Vin = 1 \text{ Vpp sine wave, and the op-amp is type 741} with supply voltages = <math>\pm 15 \text{ V}$. Determine the threshold voltages Vut and V_{et} and draw the output waveform. Solution: For 741, the maximum output voltage swing is $\pm 14 \text{ V}$, that is, $\pm 14 \text{ V}$ and $\pm 14 \text{ V}$ and $\pm 14 \text{ V}$. From equations (1) and (2),

$$V_{\text{ut}} = \frac{100}{56000 + 100} (14) = 25 \text{ mV}$$

$$V_{\text{et}} = \frac{100}{56000 + 100} (-14) = -25 \text{mV}$$

The output to waveform is shown in Figure 2. From equation (3), the Physteresis voltage is,

The important characteristics of a comparator are

- 1. Speed of operation
- 2. Accuracy
- 3. Compatibility of output

The output of the comparator must switch rapidly between saturation levels and also respond instantly to any change of conditions at its inputs. This implies that the bandwidth of the op-amp comparator must be rether wide; in fact; the wider the band width, the Righer is the speed of operation. The speed of operation of the comparator is improved with positive feedback (Rysteresis).

The accuracy of the comparator depends on its voltage gain, common-mode rijection ratio, input offsets, and termal drifts. High voltage gain requires a smaller difference voltage (Psysteresis voltage) to cause the comparator's output voltage to switch between saturation levels. On the other hand, a high CMRR helps to reject the common-mode input voltages, such as noise, at the input terminals. Finally, to minimize the offset problems, the input offset current and input offset voltage must be negligible; also, the changes in these offsets due to temperature variations should be very slight.

Since the comparator is a form of analog-to- @ digital converter, its output must swing between two logic levels suitable for a certain logic family such as transistor-transistor logic (TTL).

Limitations of op-amp as Comparators

The output of an op-amp comparator is generally not compatible with a particular logic family such as the TTL, which requires input voltages of either approximately +5 V or OV. Therefore, to keep the output voltage swing within specific limits, op-amps are used with enternally wired components such as Zeners or diodes. The resulting circuits, in which the outputs are limited to predetermined values, are called limiters.

Voltage Limiters

In Figure 4, the Zener divides D, and D2 are connected in the feedback path. This arrangement limits the positive and negative values of the output voltage Vo. When the input voltage Vin crosses ov and increases in the positive direction, the output voltage Vo in creases in the negative direction until divide D, is forward biased and D2 goes into avalanche conduction. Therefore, the maximum negative value of Vo is equal to (Vz + VD1), where Vz is the zener voltage and VD, is the Voltage drop across the forward

Figure 4. Basic op-amp comparator with positive and negative output Voltage limiting.




Figure 5. Input and output wave forms.

Figure 5 shows the input and output wave forms for

When Vin crosses ov end starts increasing in the negative direction, vo starts increasing positively until divde D2 is forward biased and D1 goes into avalanche conduction. Thus the maximum positive No is equal to (Vz + VD2), where Vz is the zenez voltage and VD2 the voltage drop across the forward-biased zener D2 (= 0, 7 V typically). Thus, the output voltage swing is limited to + (Vz + 0.7) and - (Vz + 0.7), as shown in Figure 5.

Note that, in the circuit of Figure 4, since the input terminals of the op-amp are at virtual ground $(u_1 = u_2 \cong oV)$, the input voltage v_1 appears across v_2 , and v_3 appears across v_4 , and v_5 appears across v_6 , and v_6 appears across v_6 , and v_6 appears across v_6 , and v_6 appears across v_6 , and v_6 . The resistance v_6 is used to minimize offset problems.