

## Introduction

The bootloader is stored in the internal boot ROM (system memory) of STM32 devices, and is programmed by ST during production. Its main task is to download the application program to the internal flash memory through one of the available serial peripherals (such as USART, CAN, USB, I<sup>2</sup>C, SPI). A communication protocol is defined for each serial interface, with a compatible command set and sequence. This document applies to the products listed in *Table 1*, referred to as STM32 throughout the document. It describes the supported peripherals and hardware requirements to consider when using the bootloader of STM32 devices.

**Table 1. Applicable products**

Type	Part number or product series
Microcontrollers	STM32C0 series: STM32C011xx, STM32C031xx
	STM32F0 series: STM32F03xxx, STM32F04xxx, STM32F05xxx, STM32F07xxx, STM32F09xxx
	STM32F1 series
	STM32F2 series
	STM32F3 series: STM32F301xx, STM32F302xx, STM32F303xx, STM32F318xx, STM32F328xx, STM32F334xx, STM32F358xx, STM32F373xx, STM32F378xx, STM32F398xx
	STM32F4 series: STM32F401xx, STM32F405xx, STM32F407xx, STM32F410xx, STM32F411xx, STM32F412xx, STM32F413xx, STM32F415xx, STM32F417xx, STM32F423xx, STM32F427xx, STM32F429xx, STM32F437xx, STM32F439xx, STM32F446xx, STM32F469xx, STM32F479xx
	STM32F7 series: STM32F722xx, STM32F723xx, STM32F732xx, STM32F733xx, STM32F745xx, STM32F746xx, STM32F756xx, STM32F765xx, STM32F767xx, STM32F769xx, STM32F777xx, STM32F779xx
	STM32G0 series: STM32G030xx, STM32G031xx, STM32G041xx, STM32G07xxx, STM32G08xxx, STM32G0B0xx, STM32G0B1xx, STM32G0C1xx, STM32G050xx, STM32G051xx, STM32G061xx
	STM32G4 series: STM32G431xx, STM32G441xx, STM32G47xxx, STM32G48xxx, STM32G491xx, STM32G4A1xx
	STM32H5 series: STM32H503xx, STM32H563xx, STM32H573xx
	STM32H7 series: STM32H72xxx, STM32H73xxx, STM32H74xxx, STM32H75xxx, STM32H7A3xx, STM32H7B3xx
	STM32L0 series
	STM32L1 series: STM32L100xx, STM32L151xx, STM32L152xx, STM32L162xx
	STM32L4 series: STM32L431xx, STM32L432xx, STM32L433xx, STM32L442xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, STM32L4S9xx, STM32L412xx, STM32L422xx, STM32L4P5xx, STM32L4Q5xx, STM32L431xx, STM32L432xx, STM32L433xx, STM32L442xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, STM32L4S9xx, STM32L412xx, STM32L422xx, STM32L4P5xx, STM32L4Q5xx
	STM32L5 series: STM32L552xx, STM32L562xx
	STM32WBA series: STM32WBA52xx
	STM32WB series: STM32WB10xx, STM32WB15xx, STM32WB30xx, STM32WB35xx, STM32WB50xx, STM32WB55xx
	STM32WL series: STM32WLE5xx STM32WL55xx
	STM32U5 series: STM32U535xx, STM32U545xx, STM32U575xx, STM32U585xx, STM32U595xx, STM32U599xx, STM32U5A5xx, STM32U5A9xx

## Contents

<b>1</b>	<b>General information</b>	<b>23</b>
<b>2</b>	<b>Related documents</b>	<b>23</b>
<b>3</b>	<b>Glossary</b>	<b>24</b>
<b>4</b>	<b>General bootloader description</b>	<b>29</b>
4.1	Bootloader activation	29
4.2	Bootloader identification	32
4.3	Hardware connection requirements	40
4.4	Bootloader memory management	42
4.5	Bootloader UART baudrate detection	43
4.6	Programming constraints	44
4.7	ExitSecureMemory feature	45
4.8	IWDG usage in Bootloader	48
<b>5</b>	<b>STM32C011xx devices bootloader</b>	<b>49</b>
5.1	Bootloader configuration	49
5.2	Bootloader selection	50
5.3	Bootloader version	50
<b>6</b>	<b>STM32C031xx devices bootloader</b>	<b>51</b>
6.1	Bootloader configuration	51
6.2	Bootloader selection	52
6.3	Bootloader version	52
<b>7</b>	<b>STM32F03xx4/6 devices bootloader</b>	<b>53</b>
7.1	Bootloader configuration	53
7.2	Bootloader selection	54
7.3	Bootloader version	54
<b>8</b>	<b>STM32F030xC devices bootloader</b>	<b>55</b>
8.1	Bootloader configuration	55

---

8.2	Bootloader selection . . . . .	56
8.3	Bootloader version . . . . .	56
<b>9</b>	<b>STM32F05xxx and STM32F030x8 devices bootloader . . . . .</b>	<b>57</b>
9.1	Bootloader configuration . . . . .	57
9.2	Bootloader selection . . . . .	58
9.3	Bootloader version . . . . .	58
<b>10</b>	<b>STM32F04xxx devices bootloader . . . . .</b>	<b>59</b>
10.1	Bootloader configuration . . . . .	59
10.2	Bootloader selection . . . . .	61
10.3	Bootloader version . . . . .	61
<b>11</b>	<b>STM32F070x6 devices bootloader . . . . .</b>	<b>62</b>
11.1	Bootloader configuration . . . . .	62
11.2	Bootloader selection . . . . .	64
11.3	Bootloader version . . . . .	65
<b>12</b>	<b>STM32F070xB devices bootloader . . . . .</b>	<b>66</b>
12.1	Bootloader configuration . . . . .	66
12.2	Bootloader selection . . . . .	68
12.3	Bootloader version . . . . .	69
<b>13</b>	<b>STM32F071xx/072xx devices bootloader . . . . .</b>	<b>70</b>
13.1	Bootloader configuration . . . . .	70
13.2	Bootloader selection . . . . .	72
13.3	Bootloader version . . . . .	72
<b>14</b>	<b>STM32F09xxx devices bootloader . . . . .</b>	<b>73</b>
14.1	Bootloader configuration . . . . .	73
14.2	Bootloader selection . . . . .	74
14.3	Bootloader version . . . . .	74
<b>15</b>	<b>STM32F10xxx devices bootloader . . . . .</b>	<b>75</b>
15.1	Bootloader configuration . . . . .	75

15.2	Bootloader selection . . . . .	76
15.3	Bootloader version . . . . .	76
<b>16</b>	<b>STM32F105xx/107xx devices bootloader . . . . .</b>	<b>78</b>
16.1	Bootloader configuration . . . . .	78
16.2	Bootloader selection . . . . .	80
16.3	Bootloader version . . . . .	81
16.3.1	How to identify STM32F105xx/107xx bootloader versions . . . . .	81
16.3.2	Bootloader unavailability on STM32F105xx/STM32F107xx devices with date code lower than 937 . . . . .	82
16.3.3	USART bootloader Get-Version command returns 0x20 instead of 0x22 . . . . .	83
16.3.4	PA9 excessive power consumption when USB cable is plugged in bootloader V2.0 . . . . .	83
<b>17</b>	<b>STM32F10xxx XL-density devices bootloader . . . . .</b>	<b>84</b>
17.1	Bootloader configuration . . . . .	84
17.2	Bootloader selection . . . . .	85
17.3	Bootloader version . . . . .	85
<b>18</b>	<b>STM32F2xxxx devices bootloader . . . . .</b>	<b>86</b>
18.1	Bootloader V2.x . . . . .	86
18.1.1	Bootloader configuration . . . . .	86
18.1.2	Bootloader selection . . . . .	87
18.1.3	Bootloader version . . . . .	88
18.2	Bootloader V3.x . . . . .	88
18.2.1	Bootloader configuration . . . . .	88
18.2.2	Bootloader selection . . . . .	91
18.2.3	Bootloader version . . . . .	92
<b>19</b>	<b>STM32F301xx/302x4(6/8) devices bootloader . . . . .</b>	<b>93</b>
19.1	Bootloader configuration . . . . .	93
19.2	Bootloader selection . . . . .	95
19.3	Bootloader version . . . . .	95
<b>20</b>	<b>STM32F302xB(C)/303xB(C) devices bootloader . . . . .</b>	<b>96</b>
20.1	Bootloader configuration . . . . .	96

---

20.2	Bootloader selection . . . . .	98
20.3	Bootloader version . . . . .	98
<b>21</b>	<b>STM32F302xD(E)/303xD(E) devices bootloader . . . . .</b>	<b>99</b>
21.1	Bootloader configuration . . . . .	99
21.2	Bootloader selection . . . . .	101
21.3	Bootloader version . . . . .	101
<b>22</b>	<b>STM32F303x4(6/8)/334xx/328xx devices bootloader . . . . .</b>	<b>102</b>
22.1	Bootloader configuration . . . . .	102
22.2	Bootloader selection . . . . .	103
22.3	Bootloader version . . . . .	103
<b>23</b>	<b>STM32F318xx devices bootloader . . . . .</b>	<b>104</b>
23.1	Bootloader configuration . . . . .	104
23.2	Bootloader selection . . . . .	105
23.3	Bootloader version . . . . .	105
<b>24</b>	<b>STM32F358xx devices bootloader . . . . .</b>	<b>106</b>
24.1	Bootloader configuration . . . . .	106
24.2	Bootloader selection . . . . .	107
24.3	Bootloader version . . . . .	107
<b>25</b>	<b>STM32F373xx devices bootloader . . . . .</b>	<b>108</b>
25.1	Bootloader configuration . . . . .	108
25.2	Bootloader selection . . . . .	110
25.3	Bootloader version . . . . .	110
<b>26</b>	<b>STM32F378xx devices bootloader . . . . .</b>	<b>111</b>
26.1	Bootloader configuration . . . . .	111
26.2	Bootloader selection . . . . .	112
26.3	Bootloader version . . . . .	112
<b>27</b>	<b>STM32F398xx devices bootloader . . . . .</b>	<b>113</b>
27.1	Bootloader configuration . . . . .	113

27.2	Bootloader selection . . . . .	114
27.3	Bootloader version . . . . .	115
<b>28</b>	<b>STM32F40xxx/41xxx devices bootloader . . . . .</b>	<b>116</b>
28.1	Bootloader V3.x . . . . .	116
28.1.1	Bootloader configuration . . . . .	116
28.1.2	Bootloader selection . . . . .	118
28.1.3	Bootloader version . . . . .	119
28.2	Bootloader V9.x . . . . .	120
28.2.1	Bootloader configuration . . . . .	120
28.2.2	Bootloader selection . . . . .	123
28.2.3	Bootloader version . . . . .	124
<b>29</b>	<b>STM32F401xB(C) devices bootloader . . . . .</b>	<b>125</b>
29.1	Bootloader configuration . . . . .	125
29.2	Bootloader selection . . . . .	129
29.3	Bootloader version . . . . .	130
<b>30</b>	<b>STM32F401xD(E) devices bootloader . . . . .</b>	<b>131</b>
30.1	Bootloader configuration . . . . .	131
30.2	Bootloader selection . . . . .	134
30.3	Bootloader version . . . . .	135
<b>31</b>	<b>STM32F410xx devices bootloader . . . . .</b>	<b>136</b>
31.1	Bootloader configuration . . . . .	136
31.2	Bootloader selection . . . . .	139
31.3	Bootloader version . . . . .	140
<b>32</b>	<b>STM32F411xx devices bootloader . . . . .</b>	<b>141</b>
32.1	Bootloader configuration . . . . .	141
32.2	Bootloader selection . . . . .	144
32.3	Bootloader version . . . . .	145
<b>33</b>	<b>STM32F412xx devices bootloader . . . . .</b>	<b>146</b>
33.1	Bootloader configuration . . . . .	146
33.2	Bootloader selection . . . . .	150

---

33.3	Bootloader version .....	151
<b>34</b>	<b>STM32F413xx/423xx devices bootloader .....</b>	<b>152</b>
34.1	Bootloader configuration .....	152
34.2	Bootloader selection .....	157
34.3	Bootloader version .....	158
<b>35</b>	<b>STM32F42xxx/43xxx devices bootloader .....</b>	<b>159</b>
35.1	Bootloader V7.x .....	159
35.1.1	Bootloader configuration .....	159
35.1.2	Bootloader selection .....	162
35.1.3	Bootloader version .....	164
35.2	Bootloader V9.x .....	165
35.2.1	Bootloader configuration .....	165
35.2.2	Bootloader selection .....	169
35.2.3	Bootloader version .....	171
<b>36</b>	<b>STM32F446xx devices bootloader .....</b>	<b>172</b>
36.1	Bootloader configuration .....	172
36.2	Bootloader selection .....	176
36.3	Bootloader version .....	177
<b>37</b>	<b>STM32F469xx/479xx devices bootloader .....</b>	<b>178</b>
37.1	Bootloader configuration .....	178
37.2	Bootloader selection .....	182
37.3	Bootloader version .....	184
<b>38</b>	<b>STM32F72xxx/73xxx devices bootloader .....</b>	<b>185</b>
38.1	Bootloader configuration .....	185
38.2	Bootloader selection .....	189
38.3	Bootloader version .....	190
<b>39</b>	<b>STM32F74xxx/75xxx devices bootloader .....</b>	<b>191</b>
39.1	Bootloader V7.x .....	191
39.1.1	Bootloader configuration .....	191
39.1.2	Bootloader selection .....	194

39.1.3	Bootloader version . . . . .	194
39.2	Bootloader V9.x . . . . .	195
39.2.1	Bootloader configuration . . . . .	195
39.2.2	Bootloader selection . . . . .	199
39.2.3	Bootloader version . . . . .	200
<b>40</b>	<b>STM32F76xxx/77xxx devices bootloader . . . . .</b>	<b>201</b>
40.1	Bootloader configuration . . . . .	201
40.2	Bootloader selection . . . . .	205
40.3	Bootloader version . . . . .	207
<b>41</b>	<b>STM32G03xxx/STM32G04xxx devices bootloader . . . . .</b>	<b>208</b>
41.1	Bootloader configuration . . . . .	208
41.2	Bootloader selection . . . . .	209
41.3	Bootloader version . . . . .	210
<b>42</b>	<b>STM32G07xxx/08xxx device bootloader . . . . .</b>	<b>211</b>
42.1	Bootloader configuration . . . . .	211
42.2	Bootloader selection . . . . .	214
42.3	Bootloader version . . . . .	214
<b>43</b>	<b>STM32G0B0xx device bootloader . . . . .</b>	<b>216</b>
43.1	Bootloader configuration . . . . .	216
43.2	Bootloader selection . . . . .	219
43.3	Bootloader version . . . . .	220
<b>44</b>	<b>STM32G0B1xx/0C1xx device bootloader . . . . .</b>	<b>221</b>
44.1	Bootloader configuration . . . . .	221
44.2	Bootloader selection . . . . .	224
44.3	Bootloader version . . . . .	225
<b>45</b>	<b>STM32G05xxx/061xx devices bootloader . . . . .</b>	<b>226</b>
45.1	Bootloader configuration . . . . .	226
45.2	Bootloader selection . . . . .	228
45.3	Bootloader version . . . . .	228

---

<b>46</b>	<b>STM32G431xx/441xx devices bootloader . . . . .</b>	<b>229</b>
46.1	Bootloader configuration . . . . .	229
46.2	Bootloader selection . . . . .	232
46.3	Bootloader version . . . . .	233
<b>47</b>	<b>STM32G47xxx/48xxx devices bootloader . . . . .</b>	<b>234</b>
47.1	Bootloader configuration . . . . .	234
47.2	Bootloader selection . . . . .	237
47.3	Bootloader version . . . . .	238
<b>48</b>	<b>STM32G491xx/4A1xx devices bootloader . . . . .</b>	<b>240</b>
48.1	Bootloader configuration . . . . .	240
48.2	Bootloader selection . . . . .	243
48.3	Bootloader version . . . . .	244
<b>49</b>	<b>STM32H503xx devices bootloader . . . . .</b>	<b>245</b>
49.1	Bootloader configuration . . . . .	245
49.2	Bootloader selection . . . . .	249
49.3	Bootloader version . . . . .	249
<b>50</b>	<b>STM32H563xx/573xx devices bootloader . . . . .</b>	<b>250</b>
50.1	Bootloader configuration . . . . .	250
50.2	Bootloader selection . . . . .	254
50.3	Bootloader version . . . . .	255
<b>51</b>	<b>STM32H72xxx/73xxx devices bootloader . . . . .</b>	<b>256</b>
51.1	Bootloader configuration . . . . .	256
51.2	Bootloader selection . . . . .	261
51.3	Bootloader version . . . . .	262
<b>52</b>	<b>STM32H74xxx/75xxx devices bootloader . . . . .</b>	<b>263</b>
52.1	Bootloader configuration . . . . .	263
52.2	Bootloader selection . . . . .	268
52.3	Bootloader version . . . . .	269

<b>53</b>	<b>STM32H7A3xx/B3xx devices bootloader</b>	<b>270</b>
53.1	Bootloader configuration	270
53.2	Bootloader selection	275
53.3	Bootloader version	276
<b>54</b>	<b>STM32L01xxx/02xxx devices bootloader</b>	<b>277</b>
54.1	Bootloader configuration	277
54.2	Bootloader selection	279
54.3	Bootloader version	280
<b>55</b>	<b>STM32L031xx/041xx devices bootloader</b>	<b>281</b>
55.1	Bootloader configuration	281
55.2	Bootloader selection	283
55.3	Bootloader version	283
<b>56</b>	<b>STM32L05xxx/06xxx devices bootloader</b>	<b>284</b>
56.1	Bootloader configuration	284
56.2	Bootloader selection	286
56.3	Bootloader version	286
<b>57</b>	<b>STM32L07xxx/08xxx devices bootloader</b>	<b>287</b>
57.1	Bootloader V4.x	287
57.1.1	Bootloader configuration	287
57.1.2	Bootloader selection	289
57.1.3	Bootloader version	290
57.2	Bootloader V11.x	291
57.2.1	Bootloader configuration	291
57.2.2	Bootloader selection	294
57.2.3	Bootloader version	296
<b>58</b>	<b>STM32L1xxx6(8/B)A devices bootloader</b>	<b>297</b>
58.1	Bootloader configuration	297
58.2	Bootloader selection	298
58.3	Bootloader version	298
<b>59</b>	<b>STM32L1xxx6(8/B) devices bootloader</b>	<b>299</b>

---

59.1	Bootloader configuration . . . . .	299
59.2	Bootloader selection . . . . .	300
59.3	Bootloader version . . . . .	300
<b>60</b>	<b>STM32L1xxxC devices bootloader . . . . .</b>	<b>301</b>
60.1	Bootloader configuration . . . . .	301
60.2	Bootloader selection . . . . .	303
60.3	Bootloader version . . . . .	304
<b>61</b>	<b>STM32L1xxxD devices bootloader . . . . .</b>	<b>305</b>
61.1	Bootloader configuration . . . . .	305
61.2	Bootloader selection . . . . .	307
61.3	Bootloader version . . . . .	308
<b>62</b>	<b>STM32L1xxxE devices bootloader . . . . .</b>	<b>309</b>
62.1	Bootloader configuration . . . . .	309
62.2	Bootloader selection . . . . .	311
62.3	Bootloader version . . . . .	312
<b>63</b>	<b>STM32L412xx/422xx devices bootloader . . . . .</b>	<b>313</b>
63.1	Bootloader configuration . . . . .	313
63.2	Bootloader selection . . . . .	316
63.3	Bootloader version . . . . .	318
<b>64</b>	<b>STM32L43xxx/44xxx devices bootloader . . . . .</b>	<b>319</b>
64.1	Bootloader configuration . . . . .	319
64.2	Bootloader selection . . . . .	323
64.3	Bootloader version . . . . .	325
<b>65</b>	<b>STM32L45xxx/46xxx devices bootloader . . . . .</b>	<b>327</b>
65.1	Bootloader configuration . . . . .	327
65.2	Bootloader selection . . . . .	331
65.3	Bootloader version . . . . .	333
<b>66</b>	<b>STM32L47xxx/48xxx devices bootloader . . . . .</b>	<b>334</b>

66.1	Bootloader V10.x . . . . .	334
66.1.1	Bootloader configuration . . . . .	334
66.1.2	Bootloader selection . . . . .	337
66.1.3	Bootloader version . . . . .	339
66.2	Bootloader V9.x . . . . .	340
66.2.1	Bootloader configuration . . . . .	340
66.2.2	Bootloader selection . . . . .	343
66.2.3	Bootloader version . . . . .	345
<b>67</b>	<b>STM32L496xx/4A6xx devices bootloader . . . . .</b>	<b>346</b>
67.1	Bootloader configuration . . . . .	346
67.2	Bootloader selection . . . . .	350
67.3	Bootloader version . . . . .	352
<b>68</b>	<b>STM32L4P5xx/4Q5xx devices bootloader . . . . .</b>	<b>353</b>
68.1	Bootloader configuration . . . . .	353
68.2	Bootloader selection . . . . .	357
68.3	Bootloader version . . . . .	359
<b>69</b>	<b>STM32L4Rxxx/4Sxxx devices bootloader . . . . .</b>	<b>360</b>
69.1	Bootloader configuration . . . . .	360
69.2	Bootloader selection . . . . .	364
69.3	Bootloader version . . . . .	366
<b>70</b>	<b>STM32L552xx/STM32L562xx devices bootloader . . . . .</b>	<b>367</b>
70.1	Bootloader configuration . . . . .	367
70.2	Bootloader selection . . . . .	372
70.3	Bootloader version . . . . .	373
<b>71</b>	<b>STM32WBA52xx devices bootloader . . . . .</b>	<b>374</b>
71.1	Bootloader Configuration . . . . .	374
71.2	Bootloader selection . . . . .	377
71.3	Bootloader version . . . . .	377
<b>72</b>	<b>STM32WB10xx/15xx devices bootloader . . . . .</b>	<b>378</b>
72.1	Bootloader configuration . . . . .	378

---

72.2	Bootloader selection . . . . .	380
72.3	Bootloader version . . . . .	381
<b>73</b>	<b>STM32WB30xx/35xx/50xx/55xx devices bootloader . . . . .</b>	<b>382</b>
73.1	Bootloader configuration . . . . .	382
73.2	Bootloader selection . . . . .	385
73.3	Bootloader version . . . . .	386
<b>74</b>	<b>STM32WLE5xx/55xx devices bootloader . . . . .</b>	<b>387</b>
74.1	Bootloader configuration . . . . .	387
74.2	Bootloader selection . . . . .	389
74.3	Bootloader version . . . . .	389
<b>75</b>	<b>STM32U535xx/545xx devices bootloader . . . . .</b>	<b>390</b>
75.1	Bootloader configuration . . . . .	390
75.2	Bootloader selection . . . . .	394
75.3	Bootloader version . . . . .	395
<b>76</b>	<b>STM32U575xx/85xx devices bootloader . . . . .</b>	<b>396</b>
76.1	Bootloader configuration . . . . .	396
76.2	Bootloader selection . . . . .	400
76.3	Bootloader version . . . . .	400
<b>77</b>	<b>STM32U595xx/599xx/5A5xx/5A9xx devices bootloader . . . . .</b>	<b>401</b>
77.1	Bootloader configuration . . . . .	401
77.2	Bootloader selection . . . . .	405
77.3	Bootloader version . . . . .	405
<b>78</b>	<b>Device-dependent bootloader parameters . . . . .</b>	<b>406</b>
<b>79</b>	<b>Bootloader timings . . . . .</b>	<b>412</b>
79.1	Bootloader startup timing . . . . .	412
79.2	USART connection timing . . . . .	416
79.3	USB connection timing . . . . .	419
79.4	I2C connection timing . . . . .	421

79.5 SPI connection timing . . . . .	424
<b>Appendix A Example of function to use the “ExitSecureMemory” function .</b>	<b>425</b>
<b>80 Revision history . . . . .</b>	<b>428</b>

## List of tables

Table 1.	Applicable products . . . . .	2
Table 2.	Bootloader activation patterns . . . . .	29
Table 3.	Embedded bootloaders . . . . .	33
Table 4.	STM32 F2, F4, and F7 voltage range configuration using bootloader . . . . .	43
Table 5.	Supported memory area by Write, Read, Erase, and Go commands . . . . .	43
Table 6.	Jitter software calculation on bootloader USART detection . . . . .	44
Table 7.	Flash memory alignment constraints on STM32 products . . . . .	44
Table 8.	ExitSecureMemory entry address . . . . .	47
Table 9.	STM32C011xx configuration in system memory boot mode . . . . .	49
Table 10.	STM32C011xx bootloader versions . . . . .	50
Table 11.	STM32C031xx configuration in system memory boot mode . . . . .	51
Table 12.	STM32C031xx bootloader versions . . . . .	52
Table 13.	STM32F03xx4/6 configuration in system memory boot mode . . . . .	53
Table 14.	STM32F03xx4/6 bootloader versions . . . . .	54
Table 15.	STM32F030xC configuration in system memory boot mode . . . . .	55
Table 16.	STM32F030xC bootloader versions . . . . .	56
Table 17.	STM32F05xxx and STM32F030x8 devices configuration in system memory boot mode . . . . .	57
Table 18.	STM32F05xxx and STM32F030x8 devices bootloader versions . . . . .	58
Table 19.	STM32F04xxx configuration in system memory boot mode . . . . .	59
Table 20.	STM32F04xxx bootloader versions . . . . .	61
Table 21.	STM32F070x6 configuration in system memory boot mode . . . . .	62
Table 22.	STM32F070x6 bootloader versions . . . . .	65
Table 23.	STM32F070xB configuration in system memory boot mode . . . . .	66
Table 24.	STM32F070xB bootloader versions . . . . .	69
Table 25.	STM32F071xx/072xx configuration in system memory boot mode . . . . .	70
Table 26.	STM32F071xx/072xx bootloader versions . . . . .	72
Table 27.	STM32F09xxx configuration in system memory boot mode . . . . .	73
Table 28.	STM32F09xxx bootloader versions . . . . .	74
Table 29.	STM32F10xxx configuration in system memory boot mode . . . . .	75
Table 30.	STM32F10xxx bootloader versions . . . . .	76
Table 31.	STM32F105xx/107xx configuration in system memory boot mode . . . . .	78
Table 32.	STM32F105xx/107xx bootloader versions . . . . .	81
Table 33.	STM32F10xxx XL-density configuration in system memory boot mode . . . . .	84
Table 34.	STM32F10xxx XL-density bootloader versions . . . . .	85
Table 35.	STM32F2xxxx configuration in system memory boot mode . . . . .	86
Table 36.	STM32F2xxxx bootloader V2.x versions . . . . .	88
Table 37.	STM32F2xxxx configuration in system memory boot mode . . . . .	89
Table 38.	STM32F2xxxx bootloader V3.x versions . . . . .	92
Table 39.	STM32F301xx/302x4(6/8) configuration in system memory boot mode . . . . .	93
Table 40.	STM32F301xx/302x4(6/8) bootloader versions . . . . .	95
Table 41.	STM32F302xB(C)/303xB(C) configuration in system memory boot mode . . . . .	96
Table 42.	STM32F302xB(C)/303xB(C) bootloader versions . . . . .	98
Table 43.	STM32F302xD(E)/303xD(E) configuration in system memory boot mode . . . . .	99
Table 44.	STM32F302xD(E)/303xD(E) bootloader versions . . . . .	101
Table 45.	STM32F303x4(6/8)/334xx/328xx configuration in system memory boot mode . . . . .	102
Table 46.	STM32F303x4(6/8)/334xx/328xx bootloader versions . . . . .	103
Table 47.	STM32F318xx configuration in system memory boot mode . . . . .	104
Table 48.	STM32F318xx bootloader versions . . . . .	105

Table 49.	STM32F358xx configuration in system memory boot mode.....	106
Table 50.	STM32F358xx bootloader versions .....	107
Table 51.	STM32F373xx configuration in system memory boot mode.....	108
Table 52.	STM32F373xx bootloader versions .....	110
Table 53.	STM32F378xx configuration in system memory boot mode.....	111
Table 54.	STM32F378xx bootloader versions .....	112
Table 55.	STM32F398xx configuration in system memory boot mode.....	113
Table 56.	STM32F398xx bootloader versions .....	115
Table 57.	STM32F40xxx/41xxx configuration in system memory boot mode.....	116
Table 58.	STM32F40xxx/41xxx bootloader V3.x versions .....	119
Table 59.	STM32F40xxx/41xxx configuration in system memory boot mode.....	120
Table 60.	STM32F40xxx/41xxx bootloader V9.x versions .....	124
Table 61.	STM32F401xB(C) configuration in system memory boot mode.....	125
Table 62.	STM32F401xB(C) bootloader versions .....	130
Table 63.	STM32F401xD(E) configuration in system memory boot mode.....	131
Table 64.	STM32F401xD(E) bootloader versions .....	135
Table 65.	STM32F410xx configuration in system memory boot mode.....	136
Table 66.	STM32F410xx bootloader V11.x versions .....	140
Table 67.	STM32F411xx configuration in system memory boot mode.....	141
Table 68.	STM32F411xx bootloader versions .....	145
Table 69.	STM32F412xx configuration in system memory boot mode.....	146
Table 70.	STM32F412xx bootloader V9.x versions .....	151
Table 71.	STM32F413xx/423xx configuration in system memory boot mode.....	152
Table 72.	STM32F413xx/423xx bootloader V9.x versions .....	158
Table 73.	STM32F42xxx/43xxx configuration in system memory boot mode.....	159
Table 74.	STM32F42xxx/43xxx bootloader V7.x versions .....	164
Table 75.	STM32F42xxx/43xxx configuration in system memory boot mode.....	165
Table 76.	STM32F42xxx/43xxx bootloader V9.x versions .....	171
Table 77.	STM32F446xx configuration in system memory boot mode.....	172
Table 78.	STM32F446xx bootloader V9.x versions .....	177
Table 79.	STM32F469xx/479xx configuration in system memory boot mode.....	178
Table 80.	STM32F469xx/479xx bootloader V9.x versions .....	184
Table 81.	STM32F72xxx/73xxx configuration in system memory boot mode.....	185
Table 82.	STM32F72xxx/73xxx bootloader V9.x versions .....	190
Table 83.	STM32F74xxx/75xxx configuration in system memory boot mode.....	191
Table 84.	STM32F74xxx/75xxx bootloader V7.x versions .....	194
Table 85.	STM32F74xxx/75xxx configuration in system memory boot mode.....	195
Table 86.	STM32F74xxx/75xxx bootloader V9.x versions .....	200
Table 87.	STM32F76xxx/77xxx configuration in system memory boot mode.....	201
Table 88.	STM32F76xxx/77xxx bootloader V9.x versions .....	207
Table 89.	STM32G03xxx/G04xxx configuration in system memory boot mode.....	208
Table 90.	STM32G03xx/04xxx bootloader versions.....	210
Table 91.	STM32G07xxx/8xxx configuration in system memory boot mode .....	211
Table 92.	STM32G07xx/08xxx bootloader versions.....	214
Table 93.	STM32G0B0xx configuration in system memory boot mode .....	216
Table 94.	STM32G0B0xx bootloader versions .....	220
Table 95.	STM32G0B1xx/0C1xx configuration in system memory boot mode .....	221
Table 96.	STM32G0B1xx/0C1xx bootloader versions .....	225
Table 97.	STM32G05xxx/061xx configuration in system memory boot mode .....	226
Table 98.	STM32G05xxx/061xx bootloader versions .....	228
Table 99.	STM32G431xx/441xx configuration in system memory boot mode .....	229
Table 100.	STM32G431xx/441xx bootloader version .....	233

---

Table 101.	STM32G47xxx/48xxx configuration in system memory boot mode . . . . .	234
Table 102.	STM32G47xxx/48xxx bootloader version . . . . .	238
Table 103.	STM32G491xx/4A1xx configuration in system memory boot mode . . . . .	240
Table 104.	STM32G491xx/4A1xx bootloader version . . . . .	244
Table 105.	STM32H503xx configuration in system memory boot mode . . . . .	245
Table 106.	STM32H503xx special commands . . . . .	248
Table 107.	STM32H503xx bootloader version . . . . .	249
Table 108.	STM32H563xx/573xx configuration in system memory boot mode . . . . .	250
Table 109.	STM32H563xx/573xx special commands . . . . .	253
Table 110.	STM32H563xx/573xx bootloader version . . . . .	255
Table 111.	STM32H72xxx/73xxx configuration in system memory boot mode . . . . .	256
Table 112.	STM32H72xxx/73xxx bootloader version . . . . .	262
Table 113.	STM32H74xxx/75xxx configuration in system memory boot mode . . . . .	263
Table 114.	STM32H74xxx/75xxx bootloader version . . . . .	269
Table 115.	STM32H7A3xx/7B3xx configuration in system memory boot mode . . . . .	270
Table 116.	STM32H7A3xx/7B3xx bootloader version . . . . .	276
Table 117.	STM32L01xxx/02xxx configuration in system memory boot mode . . . . .	277
Table 118.	STM32L01xxx/02xxx bootloader versions . . . . .	280
Table 119.	STM32L031xx/041xx configuration in system memory boot mode . . . . .	281
Table 120.	STM32L031xx/041xx bootloader versions . . . . .	283
Table 121.	STM32L05xxx/06xxx configuration in system memory boot mode . . . . .	284
Table 122.	STM32L05xxx/06xxx bootloader versions . . . . .	286
Table 123.	STM32L07xxx/08xxx configuration in system memory boot mode . . . . .	287
Table 124.	STM32L07xxx/08xxx bootloader versions . . . . .	290
Table 125.	STM32L07xxx/08xxx configuration in system memory boot mode . . . . .	291
Table 126.	STM32L07xxx/08xxx bootloader V11.x versions . . . . .	296
Table 127.	STM32L1xxx6(8/B)A configuration in system memory boot mode . . . . .	297
Table 128.	STM32L1xxx6(8/B)A bootloader versions . . . . .	298
Table 129.	STM32L1xxx6(8/B) configuration in system memory boot mode . . . . .	299
Table 130.	STM32L1xxx6(8/B) bootloader versions . . . . .	300
Table 131.	STM32L1xxxC configuration in system memory boot mode . . . . .	301
Table 132.	STM32L1xxxC bootloader versions . . . . .	304
Table 133.	STM32L1xxxD configuration in system memory boot mode . . . . .	305
Table 134.	STM32L1xxxD bootloader versions . . . . .	308
Table 135.	STM32L1xxxE configuration in system memory boot mode . . . . .	309
Table 136.	STM32L1xxxE bootloader versions . . . . .	312
Table 137.	STM32L412xx/422xx configuration in system memory boot mode . . . . .	313
Table 138.	STM32L412xx/422xx bootloader versions . . . . .	318
Table 139.	STM32L43xxx/44xxx configuration in system memory boot mode . . . . .	319
Table 140.	STM32L43xxx/44xxx bootloader versions . . . . .	325
Table 141.	STM32L45xxx/46xxx configuration in system memory boot mode . . . . .	327
Table 142.	STM32L45xxx/46xxx bootloader versions . . . . .	333
Table 143.	STM32L47xxx/48xxx configuration in system memory boot mode . . . . .	334
Table 144.	STM32L47xxx/48xxx bootloader V10.x versions . . . . .	339
Table 145.	STM32L47xxx/48xxx configuration in system memory boot mode . . . . .	340
Table 146.	STM32L47xxx/48xxx bootloader V9.x versions . . . . .	345
Table 147.	STM32L496xx/4A6xx configuration in system memory boot mode . . . . .	346
Table 148.	STM32L496xx/4A6xx bootloader version . . . . .	352
Table 149.	STM32L4P5xx/4Q5xx configuration in system memory boot mode . . . . .	353
Table 150.	STM32L4P5xx/4Q5xx bootloader versions . . . . .	359
Table 151.	STM32L4Rxxx/4Sxxx configuration in system memory boot mode . . . . .	360
Table 152.	STM32L4Rxx/4Sxx bootloader versions . . . . .	366

Table 153.	STM32L552xx/562xx configuration in system memory boot mode .....	367
Table 154.	STM32L552cc/562xx special commands .....	370
Table 155.	STM32L552xx/562xx bootloader versions .....	373
Table 156.	STM32WBA52xx configuration in system memory boot mode.....	374
Table 157.	STM32WBA52xx special commands .....	375
Table 158.	STM32WBA52xx bootloader versions .....	377
Table 159.	STM32WB10xx/15xx configuration in system memory boot mode.....	378
Table 160.	STM32WB10xx/15xx bootloader versions .....	381
Table 161.	STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode.....	382
Table 162.	STM32WB30xx/35xx/50xx/55xx bootloader versions.....	386
Table 163.	STM32WLE5xx/55xx configuration in system memory boot mode.....	387
Table 164.	STM32WLE5xx/55xx bootloader versions .....	389
Table 165.	STM32U535xx/545xx configuration in system memory boot mode .....	390
Table 166.	STM32U535xx/545xx special commands.....	393
Table 167.	STM32U535xx/545xx bootloader versions .....	395
Table 168.	STM32U575xx/85xx configuration in system memory boot mode .....	396
Table 169.	STM32U575xx/585xx special commands.....	399
Table 170.	STM32U575xx/85xx bootloader versions .....	400
Table 171.	STM32U595xx/599xx/5A5xx/5A9xx configuration in system memory boot mode .....	401
Table 172.	STM32U595xx/599xx/5A5xx/5A9xx special commands.....	403
Table 173.	STM32U595xx/599xx/5A5xx/5A9xx bootloader versions .....	405
Table 174.	Bootloader device-dependent parameters .....	406
Table 175.	Bootloader startup timings (ms) for STM32 devices.....	412
Table 176.	USART bootloader minimum timings (ms) for STM32 devices.....	416
Table 177.	USB bootloader minimum timings (ms) for STM32 devices .....	419
Table 178.	I2C bootloader minimum timings (ms) for STM32 devices .....	421
Table 179.	SPI bootloader minimum timings (ms) for STM32 devices .....	424
Table 180.	Document revision history .....	428

## List of figures

Figure 1.	USART connection . . . . .	40
Figure 2.	USB connection . . . . .	40
Figure 3.	I2C connection . . . . .	41
Figure 4.	SPI connection . . . . .	41
Figure 5.	CAN connection . . . . .	41
Figure 6.	ExitSecureMemory function usage . . . . .	46
Figure 7.	Access to securable memory area from the bootloader . . . . .	47
Figure 8.	Bootloader V5.x selection for STM32C011xx devices . . . . .	50
Figure 9.	Bootloader V5.x selection for STM32C031xx devices . . . . .	52
Figure 10.	Bootloader selection for STM32F03xx4/6 devices . . . . .	54
Figure 11.	Bootloader selection for STM32F030xC . . . . .	56
Figure 12.	Bootloader selection for STM32F05xxx and STM32F030x8 devices . . . . .	58
Figure 13.	Bootloader selection for STM32F04xxx . . . . .	61
Figure 14.	Bootloader selection for STM32F070x6 . . . . .	64
Figure 15.	Bootloader selection for STM32F070xB . . . . .	68
Figure 16.	Bootloader selection for STM32F071xx/072xx . . . . .	72
Figure 17.	Bootloader selection for STM32F09xxx . . . . .	74
Figure 18.	Bootloader selection for STM32F10xxx . . . . .	76
Figure 19.	Bootloader selection for STM32F105xx/107xx devices . . . . .	80
Figure 20.	Bootloader selection for STM32F10xxx XL-density devices . . . . .	85
Figure 21.	Bootloader V2.x selection for STM32F2xxxx devices . . . . .	87
Figure 22.	Bootloader V3.x selection for STM32F2xxxx devices . . . . .	91
Figure 23.	Bootloader selection for STM32F301xx/302x4(6/8) . . . . .	95
Figure 24.	Bootloader selection for STM32F302xB(C)/303xB(C) devices . . . . .	98
Figure 25.	Bootloader selection for STM32F302xD(E)/303xD(E) . . . . .	101
Figure 26.	Bootloader selection for STM32F303x4(6/8)/334xx/328xx . . . . .	103
Figure 27.	Bootloader selection for STM32F318xx . . . . .	105
Figure 28.	Bootloader selection for STM32F358xx devices . . . . .	107
Figure 29.	Bootloader selection for STM32F373xx devices . . . . .	110
Figure 30.	Bootloader selection for STM32F378xx devices . . . . .	112
Figure 31.	Bootloader selection for STM32F398xx . . . . .	114
Figure 32.	Bootloader V3.x selection for STM32F40xxx/41xxx devices . . . . .	118
Figure 33.	Bootloader V9.x selection for STM32F40xxx/41xxx . . . . .	123
Figure 34.	Bootloader selection for STM32F401xB(C) . . . . .	129
Figure 35.	Bootloader selection for STM32F401xD(E) . . . . .	134
Figure 36.	Bootloader V11.x selection for STM32F410xx . . . . .	139
Figure 37.	Bootloader selection for STM32F411xx . . . . .	144
Figure 38.	Bootloader V9.x selection for STM32F412xx . . . . .	150
Figure 39.	Bootloader V9.x selection for STM32F413xx/423xx . . . . .	157
Figure 40.	Dual bank boot implementation for STM32F42xxx/43xxx Bootloader V7.x . . . . .	162
Figure 41.	Bootloader V7.x selection for STM32F42xxx/43xxx . . . . .	163
Figure 42.	Dual bank boot implementation for STM32F42xxx/43xxx bootloader V9.x . . . . .	169
Figure 43.	Bootloader V9.x selection for STM32F42xxx/43xxx . . . . .	170
Figure 44.	Bootloader V9.x selection for STM32F446xx . . . . .	176
Figure 45.	Dual bank boot implementation for STM32F469xx/479xx Bootloader V9.x . . . . .	182
Figure 46.	Bootloader V9.x selection for STM32F469xx/479xx . . . . .	183
Figure 47.	Bootloader V9.x selection for STM32F72xxx/73xxx . . . . .	189
Figure 48.	Bootloader V7.x selection for STM32F74xxx/75xxx . . . . .	194

Figure 49.	Bootloader V9.x selection for STM32F74xxx/75xxx . . . . .	199
Figure 50.	Dual bank boot implementation for STM32F76xxx/77xxx Bootloader V9.x . . . . .	205
Figure 51.	Bootloader V9.x selection for STM32F76xxx/77xxx . . . . .	206
Figure 52.	Bootloader V5.x selection for STM32G03xxx/G04xxx . . . . .	209
Figure 53.	Bootloader V11.0 selection for STM32G07xxx/G08xxx . . . . .	214
Figure 54.	Bootloader selection for STM32G0B0xx. . . . .	219
Figure 55.	Bootloader selection for STM32G0B1xx/0C1xx . . . . .	224
Figure 56.	Bootloader selection for STM32G05xxx/061xx. . . . .	228
Figure 57.	Bootloader selection for STM32G431xx/441xx . . . . .	232
Figure 58.	Bootloader selection for STM32G47xxx/48xxx. . . . .	237
Figure 59.	Dual bank boot implementation for STM32G47xxx/48xxx bootloader V13.x . . . . .	238
Figure 60.	Bootloader selection for STM32G491xx/4A1xx . . . . .	243
Figure 61.	Bootloader V14 selection for STM32H503xx . . . . .	249
Figure 62.	Bootloader V14 selection for STM32H563xx/573xx . . . . .	254
Figure 63.	Bootloader V9.0 selection for STM32H72xxx/73xxx. . . . .	261
Figure 64.	Bootloader V9.x selection for STM32H74xxx/75xxx. . . . .	268
Figure 65.	Bootloader V9.x selection for STM32H7A3xx/7B3xx . . . . .	275
Figure 66.	Bootloader selection for STM32L01xxx/02xxx . . . . .	279
Figure 67.	Bootloader selection for STM32L031xx/041xx . . . . .	283
Figure 68.	Bootloader selection for STM32L05xxx/06xxx . . . . .	286
Figure 69.	Dual bank boot implementation for STM32L07xxx/08xxx bootloader V4.x. . . . .	289
Figure 70.	Bootloader V4.x selection for STM32L07xxx/08xxx . . . . .	290
Figure 71.	Dual bank boot implementation for STM32L07xxx/08xxx bootloader V11.x. . . . .	294
Figure 72.	Bootloader V11.x selection for STM32L07xxx/08xxx . . . . .	295
Figure 73.	Bootloader selection for STM32L1xxx6(8/B)A devices. . . . .	298
Figure 74.	Bootloader selection for STM32L1xxx6(8/B) devices . . . . .	300
Figure 75.	Bootloader selection for STM32L1xxxC devices . . . . .	303
Figure 76.	Bootloader selection for STM32L1xxxD devices . . . . .	307
Figure 77.	Bootloader selection for STM32L1xxxE devices . . . . .	311
Figure 78.	Dual bank boot Implementation for STM32L412xx/422xx bootloader V9.x . . . . .	316
Figure 79.	Bootloader V13.x selection for STM32L412xx/422xx . . . . .	317
Figure 80.	Dual bank boot Implementation for STM32L3x2xx/44xxx bootloader V9.x . . . . .	323
Figure 81.	Bootloader V9.x selection for STM32L43xxx/44xxx . . . . .	324
Figure 82.	Dual bank boot Implementation for STM32L45xxx/46xxx bootloader V9.x . . . . .	331
Figure 83.	Bootloader V9.x selection for STM32L45xxx/46xxx . . . . .	332
Figure 84.	Dual bank boot implementation for STM32L47xxx/48xxx bootloader V10.x. . . . .	337
Figure 85.	Bootloader V10.x selection for STM32L47xxx/48xxx . . . . .	338
Figure 86.	Dual bank boot implementation for STM32L47xxx/48xxx bootloader V9.x. . . . .	343
Figure 87.	Bootloader V9.x selection for STM32L47xxx/48xxx . . . . .	344
Figure 88.	Dual bank boot Implementation for STM32L496xx/4A6xx bootloader V9.x . . . . .	350
Figure 89.	Bootloader V9.x selection for STM32L496xx/4A6xx. . . . .	351
Figure 90.	Dual bank boot implementation for STM32L4P5xx/4Q5xx bootloader V9.x. . . . .	357
Figure 91.	Bootloader V9.x selection for STM32L4P5xx/4Q5xx . . . . .	358
Figure 92.	Dual bank boot implementation for STM32L4Rxxx/STM32L4Sxxx bootloader V9.x . . . . .	364
Figure 93.	Bootloader V9.x selection for STM32L4Rxx/4Sxx . . . . .	365
Figure 94.	Bootloader V9.x selection for STM32L552xx/562xx. . . . .	372
Figure 95.	Bootloader V11.x selection for STM32WBA52xx . . . . .	377
Figure 96.	Bootloader V11.x selection for STM32WB10xx/15xx . . . . .	380
Figure 97.	Bootloader V13.0 selection for STM32WB30xx/35xx/50xx/55xx . . . . .	385
Figure 98.	Bootloader V12.x selection for STM32WLE5xx/55xx . . . . .	389
Figure 99.	Bootloader V9.x selection for STM32U535xx/545xx . . . . .	394
Figure 100.	Bootloader V9.x selection for STM32U575xx/85xx . . . . .	400

---

Figure 101. Bootloader V9.x selection for STM32U595xx/599xx/5A5xx/5A9xx.....	405
Figure 102. Bootloader Startup timing description.....	412
Figure 103. USART connection timing description .....	416
Figure 104. USB connection timing description .....	419
Figure 105. I2C connection timing description.....	421
Figure 106. SPI connection timing description.....	424

## 1 General information

This document applies to Arm®<sup>(a)</sup>-based devices.

## 2 Related documents

For each supported product (listed in [Table 1](#)) refer to the following documents available on [www.st.com](http://www.st.com):

- Datasheet or databrief
- Reference manual
- Application notes
  - AN3154: *CAN protocol used in the STM32 bootloader*
  - AN3155: *USART protocol used in the STM32 bootloader*
  - AN3156: *USB DFU protocol used in the STM32 bootloader*
  - AN4221: *I2C protocol used in the STM32 bootloader*
  - AN4286: *SPI protocol used in the STM32 bootloader*
  - AN5405: *FDCAN protocol used in the STM32 bootloader*
  - AN5927: *I3C protocol used in the STM32 bootloader*

arm

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

### 3 Glossary

#### C0 series:

**STM32C011xx** is used to refer to STM32C011xx devices.

**STM32C031xx** is used to refer to STM32C031xx devices.

#### F0 series:

**STM32F03xxx** is used to refer to STM32F030x4, STM32F030x6, STM32F038x6, STM32F030xC, STM32F031x4, and STM32F031x6 devices.

**STM32F04xxx** is used to refer to STM32F042x4 and STM32F042x6 devices.

**STM32F05xxx and STM32F030x8 devices** is used to refer to STM32F051x4, STM32F051x6, STM32F051x8, STM32F058x8, and STM32F030x8 devices.

**STM32F07xxx** is used to refer to STM32F070x6, STM32F070xB, STM32F071xB, STM32F072x8, and STM32F072xB devices.

**STM32F09xxx** is used to refer to STM32F091xx and STM32F098xx devices.

#### F1 series:

**STM32F10xxx** is used to refer to Low-density, Medium-density, High-density, Low-density value line, Medium-density value line, and High-density value line devices:

**Low-density devices** are STM32F101xx, STM32F102xx, and STM32F103xx microcontrollers, where the flash memory density ranges between 16 and 32 Kbytes.

**Medium-density devices** are STM32F101xx, STM32F102xx, and STM32F103xx microcontrollers, where the flash memory density ranges between 64 and 128 Kbytes.

**High-density devices** are STM32F101xx and STM32F103xx microcontrollers, where the flash memory density ranges between 256 and 512 Kbytes.

**Low-density value line devices** are STM32F100xx microcontrollers, where the flash memory density ranges between 16 and 32 Kbytes.

**Medium-density value line devices** are STM32F100xx microcontrollers, where the flash memory density ranges between 64 and 128 Kbytes.

**High-density value line devices** are STM32F100xx microcontrollers, where the flash memory density ranges between 256 and 512 Kbytes.

**STM32F105xx/107xx** is used to refer to STM32F105xx and STM32F107xx devices.

**STM32F10xxx XL-density** is used to refer to STM32F101xx and STM32F103xx devices, where the flash memory density ranges between 768 Kbytes and 1 Mbyte.

#### F2 series:

**STM32F2xxxx** is used to refer to STM32F215xx, STM32F205xx, STM32F207xx, and SMT32F217xx devices.

**F3 series:**

**STM32F301xx/302x4(6/8)** is used to refer to STM32F301x4, STM32F301x6, STM32F301x8, STM32F302x4, STM32F302x6, and STM32F302x8 devices.

**STM32F302xB(C)/303xB(C)** is used to refer to STM32F302xB, STM32F302xC, STM32F303xB and STM32F303xC devices.

**STM32F302xD(E)/303xD(E)** is used to refer to STM32F302xD, STM32F302xE, STM32F303xD, and STM32F303xE devices.

**STM32F303x4(6/8)/334xx/328xx** is used to refer to STM32F303x4, STM32F303x6, STM32F303x8, STM32F334x4, STM32F334x6, STM32F334x8, and STM32F328x8 devices.

**STM32F318xx** is used to refer to STM32F318x8 devices.

**STM32F358xx** is used to refer to STM32F358xC devices.

**STM32F373xx** is used to refer to STM32F373x8, STM32F373xB and STM32F373xC devices.

**STM32F378xx** is used to refer to STM32F378xC devices.

**STM32F398xx** is used to refer to STM32F398xE devices.

**F4 series:**

**STM32F40xxx/41xxx** is used to refer to STM32F405xx, STM32F407xx, STM32F415xx, and SMT32F417xx devices.

**STM32F401xB(C)** is used to refer to STM32F401xB and STM32F401xC devices.

**STM32F401xD(E)** is used to refer to STM32F401xD and STM32F401xE devices.

**STM32F410xx** is used to refer to STM32F410x8 and STM32F410xB devices.

**STM32F411xx** is used to refer to STM32F411xD and STM32F411xE devices.

**STM32F412xx** is used to refer to STM32F412Cx, STM32F412Rx, STM32F412Vx and STM32F412Zx devices.

**STM32F413xx/423xx** is used to refer to STM32F413xG, STM32F413xH and STM32F423xH devices.

**STM32F42xxx/43xxx** is used to refer to STM32F427xx, STM32F429xx, STM32F437xx, and STM32F439xx devices.

**STM32F446xx** is used to refer to STM32F446xE and STM32F446xC devices.

**STM32F469xx/479xx** is used to refer to STM32F469xE, STM32F469xG, STM32F469xl, STM32F479xG, and STM32F479xl devices.

**F7 series:**

**STM32F72xxx/73xxx** is used to refer to STM32F722xx, STM32F723xx, STM32F732xx, and STM32F733xx devices.

**STM32F74xxx/75xxx** is used to refer to STM32F745xx, STM32F746xx, and STM32F756xx devices.

**STM32F76xxx/77xxx** is used to refer to STM32F765xx, STM32F767xx, STM32F769xx, STM32F777xx, and STM32F779xx devices.

**G0 series:**

**STM32G03xxx/04xxx** is used to refer to STM32G03xxx and STM32G04xxx devices.

**STM32G07xxx/08xxx** is used to refer to STM32G07xxx and STM32G08xxx devices.

**STM32G0B1xx/C1xx** is used to refer to STM32GB1xx and STM32G0C1xxx devices.

**STM32G0B0xx** is used to refer to STM32G0B0xx.

**STM32G05xxx/61xx** is used to refer to STM32G050xx, STM32G051xx, STM32G061xx.

#### G4 series:

**STM32G431xx** is used to refer to STM32G431xx devices.

**STM32G441xx** is used to refer to STM32G441xx devices.

**STM32G47xxx** is used to refer to STM32G471xx, STM32G473xx, and STM32G474xx devices.

**STM32G48xxx** is used to refer to STM32G483xx and STM32G484xx devices.

**STM32G491xx** is used to refer to STM32G491xx devices.

**STM32G4A1xx** is used to refer to STM32G4A1xx devices.

#### H5 series:

**STM32H503xx** is used to refer to STM32H503xx devices.

**STM32H563xx/73xx** is used to refer to STM32H563xx and STM32H573xx devices.

#### H7 series:

**STM32H72xxx/73xxx** is used to refer to STM32H72xxx and STM32H73xxx devices.

**STM32H74xxx/75xxx** is used to refer to STM32H74xxx and STM32H75xxx devices.

**STM32H7A3xx/7B3xx** is used to refer to STM32H7A3xx/STM32H7B3xx devices.

#### L0 series:

**STM32L01xxx/02xxx** is used to refer to STM32L011xx and STM32L021xx devices.

**STM32L031xx/041xx** is used to refer to STM32L031xx and STM32L041xx devices.

**STM32L05xxx/06xxx** is used to refer to STM32L051xx, STM32L052xx, STM32L053xx, STM32L062xx, and STM32L063xx ultralow power devices.

**STM32L07xxx/08xxx** is used to refer to STM32L071xx, STM32L072xx, STM32L073xx, STM32L081xx, STM32L082xx, and STM32L083xx devices.

#### L1 series:

**STM32L1xxx6(8/B)** is used to refer to STM32L1xxV6T6, STM32L1xxV6H6, STM32L1xxR6T6, STM32L1xxR6H6, STM32L1xxC6T6, STM32L1xxC6H6, STM32L1xxV8T6, STM32L1xxV8H6, STM32L1xxR8T6, STM32L1xxR8H6, STM32L1xxC8T6, STM32L1xxC8H6, STM32L1xxVBT6, STM32L1xxVBH6, STM32L1xxRBT6, STM32L1xxRBH6, STM32L1xxCBT6, and STM32L1xxCBH6 ultralow power devices.

**STM32L1xxx6(8/B)A** is used to refer to STM32L1xxV6T6-A, STM32L1xxV6H6-A, STM32L1xxR6T6-A, STM32L1xxR6H6-A, STM32L1xxC6T6-A, STM32L1xxC6H6-A, STM32L1xxV8T6-A, STM32L1xxV8H6-A, STM32L1xxR8T6-A, STM32L1xxR8H6-A, STM32L1xxC8T6-A, STM32L1xxC8H6-A, STM32L1xxVBT6-A, STM32L1xxVBH6-A, STM32L1xxRBT6-A, STM32L1xxRBH6-A, STM32L1xxCBT6-A, and STM32L1xxCBH6-A ultralow power devices.

**STM32L1xxxC** is used to refer to STM32L1xxVCT6, STM32L1xxVCH6, STM32L1xxRCT6, STM32L1xxUCY6, STM32L1xxCCT6, and STM32L1xxCCU6 ultralow power devices.

**STM32L1xxxD** is used to refer to STM32L1xxZDT6, STM32L1xxQDH6, STM32L1xxVDT6, STM32L1xxRDY6, STM32L1xxRDT6, STM32L1xxZCT6, STM32L1xxQCH6, STM32L1xxRCY6, STM32L1xxVCT6-A, and STM32L1xxRCT6-A ultralow power devices.

**STM32L1xxxE** is used to refer to STM32L1xxZET6, STM32L1xxQEHE6, STM32L1xxVET6, STM32L1xxVEY6, and STM32L1xxRET6 ultralow power devices.

#### L4 series:

**STM32L412xx/422xx** is used to refer to STM32L412xB, STM32L412x8, and STM32L422xB devices.

**STM32L43xxx/44xxx** is used to refer to STM32L431xx, STM32L432xx, STM32L433xx and STM32L442xx, and STM32L443xx devices.

**STM32L45xxx/46xxx** is used to refer to STM32L451xx, STM32L452xx, and STM32L462xx devices.

**STM32L47xxx/48xxx** is used to refer to STM32L471xx, STM32L475xx, STM32L476xx, and STM32L486xx devices.

**STM32L496xx/4A6xx** is used to refer to STM32L496xE, STM32L496xG, and STM32L4A6xG devices.

**STM32L4Rxxx/4Sxxx** is used to refer to STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, and STM32L4S9xx devices.

**STM32L4P5xx/4Q5xx** is used to refer to STM32L4P5xx/STM32L4Q5xx devices.

#### L5 series:

**STM32L552xx** is used to refer to STM32L552xx devices.

**STM32L562xx** is used to refer to STM32L562xx devices.

**WBA series:**

**STM32WBA52xx** is used to refer to STM32WBA52xx devices.

**WB series:**

**STM32WB10xx** is used to refer to STM32WB10xx devices.

**STM32WB15xx** is used to refer to STM32WB15xx devices.

**STM32WB30xx** is used to refer to STM32WB30xx devices.

**STM32WB35xx** is used to refer to STM32WB35xx devices.

**STM32WB50xx** is used to refer to STM32WB50xx devices.

**STM32WB55xx** is used to refer to STM32WB55Cx, STM32WB55Rx, and STM32WB55Vx devices.

**WL series:**

**STM32WLE5xx** is used to refer to STM32WLE5xx devices.

**STM32WL55xx** is used to refer to STM32WL55xx devices.

**U5 series:**

**STM32U535xx** is used to refer to STM32U535xx devices.

**STM32U545xx** is used to refer to STM32U545xx devices.

**STM32U575xx** is used to refer to STM32U575xx devices.

**STM32U585xx** is used to refer to STM32U585xx devices.

**STM32U595xx** is used to refer to STM32U595xx devices.

**STM32U599xx** is used to refer to STM32U599xx devices.

**STM32U5A5xx** is used to refer to STM32U5A5xx devices.

**STM32U5A9xx** is used to refer to STM32U5A9xx devices.

**Note:**

*BL\_USART\_Loop* refers to the USART bootloader execution loop.

*BL\_CAN\_Loop* refers to the CAN bootloader execution loop.

*BL\_I2C\_Loop* refers to the I2C bootloader execution loop.

*BL\_SPI\_Loop* refers to the SPI bootloader execution loop.

## 4 General bootloader description

### 4.1 Bootloader activation

The bootloader is activated by applying one of the patterns described in [Table 2](#).

If boot from Bank2 option is activated (for products supporting this feature), the bootloader executes Dual Boot mechanism as described in figures “Dual bank boot implementation for STM32xxxx” (example: [Figure 40](#)), otherwise bootloader selection protocol is executed as described in figures “Bootloader VY.x selection for STM32xxxx” (example: [Figure 21](#)), where STM32xxxx is the relative STM32 product.

When readout protection Level2 is activated, the MCU does not boot on system memory, and bootloader cannot be executed (unless jumping to it from flash user code, all commands are not accessible except Get, GetID, and GetVersion).

**Table 2. Bootloader activation patterns**

Pattern	Condition
Pattern 1	Boot0(pin) = 1 and Boot1(pin) = 0
Pattern 2	Boot0(pin) = 1 and nBoot1(bit) = 1
Pattern 3	Boot0(pin) = 1, Boot1(pin) = 0 and BFB2(bit) = 1 Boot0(pin) = 0, BFB2(bit) = 0 and both banks do not contain valid code Boot0(pin) = 1, Boot1(pin) = 0, BFB2(bit) = 0 and both banks do not contain valid code
Pattern 4	Boot0(pin) = 1, Boot1(pin) = 0 and BFB2(bit) = 1 Boot0(pin) = 0, BFB2(bit) = 0 and both banks do not contain valid code Boot0(pin) = 1, Boot1(pin) = 0 and BFB2(bit) = 0
Pattern 5	Boot0(pin) = 1, Boot1(pin) = 0 and BFB2(bit) = 0 Boot0(pin) = 0, BFB2(bit) = 1 and both banks do not contain valid code Boot0(pin) = 1, Boot1(pin) = 0 and BFB2 (bit) = 1
Pattern 6	Boot0(pin) = 1, nBoot1(bit) = 1 and nBoot0_SW(bit) = 1 nBoot0(bit) = 0, nBoot1(bit) = 1 and nBoot0_SW(bit) = 0 Boot0(pin) = 0, nBoot0_SW(bit) = 1 and main flash memory empty nBoot0(bit) = 1, nBoot0_SW(bit)=0 and main flash memory empty
Pattern 7	Boot0(pin) = 1, nBoot1(bit) = 1 and BFB2(bit) = 0 Boot0(pin) = 0, BFB2(bit) = 1 and both banks do not contain valid code Boot0(pin) = 1, nBoot1(bit) = 1 and BFB2(bit) = 1
Pattern 8	Boot(pin) = 0 and BOOT_ADD0(optionbyte) = 0x0040 Boot(pin) = 1 and BOOT_ADD1(optionbyte) = 0x0040

**Table 2. Bootloader activation patterns (continued)**

<b>Pattern</b>	<b>Condition</b>
Pattern 9	nDBANK(bit) = 1, Boot(pin) = 0 and BOOT_ADD0(optionbyte) = 0x0040
	nDBANK(bit) = 1, Boot(pin) = 1 and BOOT_ADD1(optionbyte) = 0x0040
	nDBANK(bit) = 0, nDBOOT(bit) = 1, Boot(pin) = 0 and BOOT_ADD0(optionbyte) = 0x0040
	nDBANK(bit) = 0, nDBOOT(bit) = 1, Boot(pin) = 1 and BOOT_ADD1(optionbyte) = 0x0040
	nDBANK(bit) = 0, nDBOOT(bit) = 0, BOOT_ADDx(optionbyte) out of memory range or in ICP memory range
Pattern 10	nDBANK(bit) = 0, nDBOOT(bit) = 0, BOOT_ADDx(optionbyte) in flash memory range and both banks do not contain valid code
	Boot(pin) = 0 and BOOT_ADD0(optionbyte) = 0x1FF0
Pattern 11	Boot(pin) = 1 and BOOT_ADD1(optionbyte) = 0x1FF0
	nBoot0(bit) = 0, nBoot1(bit) = 1, nBOOT0_SEL(bit) = 1 and BOOT_LOCK(bit) = 0
	Boot0(pin) = 1, nBoot1(bit) = 1, BOOT_LOCK(bit) = 0 and nBOOT0_SEL (bit) = 0
	nBoot0(bit) = 1, nBOOT0_SEL(bit) = 1, BOOT_LOCK(bit) = 0 and main flash memory empty
	Boot0(pin) = 0, nBOOT0_SEL(bit) = 0, BOOT_LOCK(bit) = 0 and main flash memory empty
Pattern 12	TZen = 0, Boot0(pin) = 0, nSWBoot0(bit) = 1 and NSBOOTADD0 [24:0] = 0x017F200
	TZen = 0, Boot0(pin) = 1, nSWBoot0(bit) = 1 and NSBOOTADD1 [24:0] = 0x017F200
	TZen = 0, nBoot0(bit) = 0, nSWBoot0(bit) = 0 and NSBOOTADD1 [24:0] = 0x017F200
	TZen = 0, nBoot0(bit) = 1, nSWBoot0(bit) = 0 and NSBOOTADD0 [24:0] = 0x017F200
	TZen = 1, Boot0(pin) = 0, nSWBoot0(bit) = 1 and SECBOOTADD0 [24:0] = 0x01FF000 & RSSCMD = 0
	TZen = 1, Boot0(pin) = 1, nSWBoot0(bit) = 1 & RSSCMD = 0, BOOT_LOCK=0 or (BOOT_LOCK = 1 and SECBOOTADD0 [24:0] = 0x01FF000)
	TZen = 1, nBoot0(bit) = 1, nSWBoot0(bit) = 0 and SECBOOTADD0 [24:0] = 0x01FF000 & RSSCMD = 0, BOOT_LOCK=0 or (BOOT_LOCK = 1 and SECBOOTADD0 [24:0] = 0x01FF000)
	TZen = 1, nBoot0(bit) = 0, nSWBoot0(bit) = 0 & RSSCMD = 0, BOOT_LOCK=0 or BOOT_LOCK = 1 and SECBOOTADD1 [24:0] = 0x01FF000
	TZen = 1, RSSCMD = 0x1C0, BOOT_LOCK=0 or (BOOT_LOCK = 1 and SECBOOTADD0 [24:0] = 0x01FF000)
Pattern 13	nBoot0(bit) = 0, nBoot1(bit) = 1 and nSWBoot0(bit) = 0
	nBoot0(bit) = 1, nBoot1(bit) = 1, nSWBoot0(bit) = 0 and user flash empty
	nBoot1(bit) = 1, nSWBoot0(bit) = 1 and Boot0(pin) = 1
	nBoot1(bit) = 1, nSWBoot0(bit) = 1, Boot0(pin) = 0 and user flash empty

**Table 2. Bootloader activation patterns (continued)**

Pattern	Condition
Pattern 14	BOOT_LOCK(bit) = 0, nBoot1(bit) = 1, Boot0(pin) = 1 and nSWBoot0(bit) = 1
	BOOT_LOCK(bit) = 0, nBoot1(bit) = 1, nBoot0(bit) = 0 and nSWBoot0(bit) = 0
	BOOT_LOCK(bit) = 0, Boot0(pin) = 0, nSWBoot0(bit) = 1, BFB2(bit)=1 and both banks do not contain valid code
	BOOT_LOCK(bit) = 0, nBoot0(bit) = 1, nSWBoot0(bit) = 0, BFB2(bit)=1 and both banks do not contain valid code
Pattern 15	BOOT_LOCK(bit)=0, Boot0(pin) = 1, nBoot1(bit) = 1 and nBoot0_SW(bit) = 1
	BOOT_LOCK(bit)=0, nBoot0(bit) = 0, nBoot1(bit) = 1 and nBoot0_SW(bit) = 0
Pattern 16	Boot0(pin) = 1, nBoot1(bit) = 1 and nBoot0_SW(bit) = 1
	nBoot0(bit) = 0, nBoot1(bit) = 1 and nBoot0_SW(bit) = 0
Pattern 17	Boot0(pin) = 0, nBoot0_SW(bit) = 1 and main flash memory empty
	PRODUCT_STATE = Open and Boot0(pin) = 1
	PRODUCT_STATE = Provisioning

**Note:** *nBoot0\_SW means either nSWBoot0 or nBOOT0\_SEL, depending upon the product.*

**Note:** *BOOT\_LOCK implementation is product dependent. See the reference manual for more details.*

In addition to the patterns described above, the user can execute bootloader by performing a jump to system memory from user code. Before jumping to bootloader:

- Disable all peripheral clocks
- Disable used PLL
- Disable interrupts
- Clear pending interrupts

System memory boot mode can be exited by getting out from bootloader activation condition and generating hardware reset or using Go command to execute user code.

**Note:** *When executing the Go command, the peripheral registers used by the bootloader are not initialized to their default reset values before jumping to the user application. They must be reconfigured in the user application if they are used. So, if the application uses the IWDG, the IWDG prescaler value must be adapted to meet the requirements of the application (since the prescaler was set to its maximum value). For some products, not all reset values are set. For more information, refer to the known limitations detailed for each product bootloader version.*

**Note:** *For STM32 devices featuring dual bank boot, to jump to system memory from user code the user must first remap the system memory bootloader at address 0x00000000 using SYSCFG register (except for STM32F7 series), then jump to bootloader. For the STM32F7 series, the user must disable nDBOOT and/or nDBANK features (in option bytes), then jump to bootloader. For STM32L0 series, the jump to system memory from user code is not possible.*

**Note:** *For STM32 devices embedding bootloader using the DFU/CAN interface in which the external clock source (HSE) is required for DFU/CAN operations, the detection of the HSE*

*value is done dynamically by the bootloader firmware and is based on the internal oscillator clock (HSI, MSI). When (because of temperature variations or other conditions) the internal oscillator precision is altered above the tolerance band (1% around the theoretical value), the bootloader might calculate a wrong HSE frequency value. In this case, the bootloader DFU/CAN interfaces might malfunction or not work at all.*

## 4.2 Bootloader identification

Depending on the device, the bootloader can support one or more embedded serial peripherals used to download the code to the internal flash memory. The bootloader identifier (ID) provides information about the supported serial peripherals.

For a given STM32 device, the bootloader is identified by means of the:

1. **Bootloader (protocol) version:** version of the serial peripheral (e.g. USART, CAN, USB) communication protocol used in the bootloader. This version can be retrieved using the bootloader Get Version command.
2. **Bootloader identifier (ID):** version of the STM32 device bootloader, coded on one byte in the **0xXY** format, where:
  - **X** specifies the embedded serial peripheral(s) used by the device bootloader:  
X = 1: one USART is used  
X = 2: two USARTs are used  
X = 3: USART, CAN, and DFU are used  
X = 4: USART and DFU are used  
X = 5: USART and I<sup>2</sup>C are used  
X = 6: I<sup>2</sup>C is used  
X = 7: USART, CAN, DFU, and I<sup>2</sup>C are used  
X = 8: I<sup>2</sup>C and SPI are used  
X = 9: USART, CAN (or FDCAN), DFU, I<sup>2</sup>C, and SPI are used  
X = 10: USART, DFU, FDCAN, and SPI are used  
X = 11: USART, I<sup>2</sup>C, and SPI are used  
X = 12: USART and SPI are used  
X = 13: USART, DFU, I<sup>2</sup>C, and SPI are used  
X = 14: USART, DFU, I<sup>2</sup>C, I<sup>3</sup>C, FDCAN, and SPI are used
  - **Y** specifies the device bootloader version  
For example, if the bootloader ID is 0x10, this is the first version of the device bootloader that uses only one USART.  
The bootloader ID is programmed in the last byte address - 1 of the device system memory and can be read by using the bootloader “Read memory” command or by direct access to the system memory via JTAG/SWD.

**Note:** The bootloader ID format is applied to all STM32 products, except the STM32F1xx devices. The bootloader version for the STM32F1xx applies only to the embedded device bootloader version and not to its supported protocols.

*Table 3* provides identification information of the bootloaders embedded in STM32 devices.

**Table 3. Embedded bootloaders**

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
C0	STM32C011xx	USART1 I2C1	0x51	0x1FFF17FE	USART (V3.1) I2C1(V1.1)
	STM32C031xx	USART1 I2C1	0x52	0x1FFF17FE	USART (V3.1) I2C1(V1.1)
F0	STM32F05xxx/STM32F030x8	USART1/USART2	0x21	0x1FFFF7A6	USART (V3.1)
	STM32F03xx4/6	USART1	0x10	0x1FFFF7A6	USART (V3.1)
	STM32F030xC	USART1 I2C1	0x52	0x1FFFF796	USART (V3.1) I2C1(V1.0)
	STM32F04xxx	USART1/USART2 DFU (USB device FS) I2C1	0xA1	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
	STM32F071xx/072xx	USART1/USART2 DFU (USB device FS) I2C1	0xA1	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
F0	STM32F070x6	USART1/USART2 DFU (USB device FS) I2C1	0xA2	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
	STM32F070xB	USART1/USART2 DFU (USB device FS) I2C1	0xA3	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
	STM32F09xxx	USART1/USART2 I2C1	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
F1	STM32F10xxx	Low-density	USART1	NA	USART (V2.2)
		Medium-density	USART1	NA	USART (V2.2)
		High-density	USART1	NA	USART (V2.2)
		Medium-density value line	USART1	0x10	0x1FFFF7D6
		High-density value line	USART1	0x10	0x1FFFF7D6
	STM32F105xx/107xx	USART1/USART2 (remapped) CAN2 (remapped) DFU (USB device)		NA	USART (V2.2 <sup>(1)</sup> ) CAN (V2.0) DFU(V2.2)
		USART1/USART2 (remapped)		0x21	0x1FFFF7D6
F2	STM32F2xxxx	USART1/USART3 CAN2 DFU (USB device FS)	0x20	0x1FFF77DE	USART (V3.0)
		USART1/USART3 CAN2 DFU (USB device FS)	0x33	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2)

Table 3. Embedded bootloaders (continued)

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
F3	STM32F373xx	USART1/USART2/ DFU (USB device FS)	0x41	0x1FFFF7A6	USART (V3.1) DFU (V2.2)
	STM32F378xx	USART1/USART2/ I2C1	0x50	0x1FFFF7A6	USART (V3.1) I2C (V1.0)
	STM32F302xB(C)/303xB(C)	USART1/USART2/ DFU (USB device FS)	0x41	0x1FFFF796	USART (V3.1) DFU (V2.2)
	STM32F358xx	USART1/USART2/ I2C1	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
	STM32F301xx/302x4(6/8)	USART1/USART2/ DFU (USB device FS)	0x40	0x1FFFF796	USART (V3.1) DFU (V2.2)
	STM32F318xx	USART1/USART2/ I2C1/ I2C3	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
	STM32F302xD(E)/303xD(E)	USART1/USART2/ DFU (USB device FS)	0x40	0x1FFFF796	USART (V3.1) DFU (V2.2)
	STM32F303x4(6/8)/334xx/328xx	USART1/USART2/ I2C1	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
	STM32F398xx	USART1/USART2/ I2C1/I2C3	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)

Table 3. Embedded bootloaders (continued)

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
F4	STM32F40xxx/41xxx	USART1/USART3/ CAN2 DFU (USB device FS)	0x31	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2)
		USART1/USART3/ CAN2 DFU (USB device FS) /I2C1/I2C2/I2C3/ SPI1/SPI2	0x91	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI(V1.1) I2C (V1.0)
	STM32F42xxx/43xxx	USART1/USART3/ CAN2 DFU (USB device FS) / I2C1	0x70	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) I2C (V1.0)
		USART1/USART3/ CAN2 DFU (USB device FS) SPI1/ SPI2/ SPI4 I2C1/I2C2/I2C3/	0x91	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI(V1.1) I2C (V1.0)
	STM32F401xB(C)	USART1/USART2 DFU (USB device FS) / SPI1/SPI2/ SPI3 I2C1/I2C2/I2C3	0xD1	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.0)
	STM32F401xD(E)	USART1/USART2 DFU (USB device FS) SPI1/SPI2/ SPI3 I2C1/I2C2/I2C3	0xD1	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.1)
	STM32F410xx	USART1/USART2/ I2C1/I2C2/I2C4 SPI1/SPI2	0xB1	0x1FFF76DE	USART (V3.1) I2C (V1.2) SPI (V1.1)
	STM32F411xx	USART1/USART2/ DFU (USB device FS)/ SPI1/SPI2/ SPI3 I2C1/I2C2/I2C3	0xD0	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.1)
	STM32F412xx	USART1/USART2/ USART3/CAN2 DFU (USB device FS)/ I2C1/I2C2/I2C3/I2C4/ SPI1/SPI3/SPI4	0x91	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI (V1.1) I2C (V1.2)
	STM32F413xx/423xx	USART1/USART2/ USART3/CAN2 DFU (USB device FS)/ I2C1/I2C2/I2C3/I2C4/ SPI1/SPI3/SPI4	0x90	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) I2C (V1.2) SPI (V1.1)
	STM32F446xx	USART1/USART3 CAN2 DFU (USB device FS) I2C1/I2C2/I2C3 SPI1/ SPI2/ SPI4	0x90	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI(V1.1) I2C (V1.2)
	STM32F469xx/479xx	USART1/USART3 I2C1/I2C2/I2C3 CAN2 DFU (USB device FS) SPI1/ SPI2/ SPI4	0x90	0x1FFF76DE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)

Table 3. Embedded bootloaders (continued)

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
F7	STM32F72xxx/73xxx	USART1/USART3/ CAN1 DFU (USB device FS)/ I2C1/I2C2/I2C3/ SPI1/SPI2/SPI4	0x90	0x1FF0EDBE	USART (V3.1) CAN (V2.0) DFU (V2.2) I2C (V1.2) SPI (V1.2)
	STM32F74xxx/75xxx	USART1/USART3/ I2C1/I2C2/I2C3/ CAN2 DFU (USB device FS)	0x70	0x1FF0EDBE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2)
		USART1/USART3/ I2C1/I2C2/I2C3/ CAN2 DFU (USB device FS)/ SPI1/SPI2/SPI4	0x90	0x1FF0EDBE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.2)
	STM32F76xxx/77xxx	USART1/USART3/ CAN2 DFU (USB device FS)/ I2C1/I2C2/I2C3/ SPI1/SPI2/SPI4	0x93	0x1FF0EDBE	USART (V3.1) CAN (V2.0) DFU (V2.2) I2C (V1.2) SPI (V1.2)
G0	STM32G07xxx/08xxx	USART1/USART2/ USART3/I2C1/I2C2/ SPI1/SPI2	0xB3	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1)
	STM32G03xxx/04xxx	USART1/USART2/ I2C1/I2C2	0x53	0x1FFF1FFE	USART (V3.1) I2C (V1.2)
	STM32G0B0xx	USART1/USART2/USART3 I2C1/I2C2 SPI1/SPI2 DFU (USB device FS)	0xD0	0x1FFF9FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2)
	STM32G0B1xx/0C1xx	USART1/USART2/USART3 I2C1/I2C2 SPI1/SPI2 DFU (USB device FS) FDCAN	0x92	0x1FFF9FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2) FDCAN (V1.0)
	STM32G05xxx/061xx	USART1/USART2 I2C1/I2C2	0x51	0x1FFF1FFE	USART (V3.1) I2C (V1.2)
G4	STM32G431xx/441xx	USART1/USART2/USART3 I2C2/I2C3 SPI1/SPI2 DFU (USB device FS)	0xD4	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2)
	STM32G47xxx/48xxx	USART1/USART2/USART3 I2C2/I2C3/I2C4 SPI1/SPI2 DFU (USB device FS)	0xD5	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2)
	STM32G491xx/4A1xx	USART1/USART2/USART3 I2C2/I2C3 SPI1/SPI2 DFU (USB device FS)	0xD2	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2)

Table 3. Embedded bootloaders (continued)

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
H5	STM32H503xx	USART1/USART2/USART3 I2C2 I3C1 SPI1/SPI2/SPI3 USB DFU FDCAN1	0xE1	0x0BF8FFFFE	USART (V4.0) I2C (V2.0) I3C (V1.0) SPI (V2.0) USB (V3.0) FDCAN (V2.0)
	STM32H563xx/73xx	USART1/USART2/USART3 I2C3/I2C4 I3C1 SPI1/SPI2/SPI3 USB DFU FDCAN2	0xE4	0x0BF9FAFE	USART (V4.0) I2C (V2.0) I3C (V1.0) SPI (V2.0) USB (V3.0) FDCAN (V2.0)
H7	STM32H72xxx/73xxx	USART1/USART2/USART3 I2C1/I2C2/I2C3 DFU (USB device FS) SPI1/SPI2/SPI3/SPI4 FDCAN1	0x93	0x1FF1E7FE	USART (V3.1) I2C (V1.2) DFU (V2.2) SPI (V1.1) FDCAN (V1.1)
	STM32H74xxx/75xxx	USART1/USART2/USART3 I2C1/I2C2/I2C3 DFU (USB device FS) SPI1/SPI2/SPI3/SPI4 FDCAN1	0x91	0x1FF1E7FE	USART (V3.1) I2C (V1.1) DFU (V2.2) SPI (V1.1) FDCAN (V1.1)
	STM32H7A3xx/B3xx	USART1/USART2/USART3 I2C1/I2C2/I2C3 DFU (USB device FS) SPI1/SPI2/SPI3/SPI4 FDCAN1	0x92	0x1FF13FFE	USART (V3.1) I2C (V1.2) DFU (V2.2) SPI (V1.2) FDCAN (V1.1)
L0	STM32L01xxx/02xxx	USART2 SPI1	0xC3	0x1FF00FFE	USART (V3.1) SPI (V1.1)
	STM32L031xx/041xx	USART2 SPI1	0xC0	0x1FF00FFE	USART (V3.1) SPI (V1.1)
	STM32L05xxx/06xxx	USART1/USART2/ SPI1/ SPI2	0xC0	0x1FF00FFE	USART (V3.1) SPI (V1.1)
	STM32L07xxx/08xxx	USART1/USART2/ DFU (USB device FS)	0x41	0x1FF01FFE	USART (V3.1) DFU (V2.2)
		USART1/USART2 SPI1/SPI2/ I2C1/I2C2	0xB2	0x1FF01FFE	USART (V3.1) SPI (V1.1) I2C (V1.2)
L1	STM32L1xxx6(8/B)	USART1/USART2	0x20	0x1FF00FFE	USART (V3.0)
	STM32L1xxx6(8/B)A	USART1/USART2	0x20	0x1FF00FFE	USART (V3.1)
	STM32L1xxxC	USART1/USART2 DFU (USB device FS)	0x40	0x1FF01FFE	USART (V3.1) DFU (V2.2)
	STM32L1xxxD	USART1/USART2 DFU (USB device FS)	0x45	0x1FF01FFE	USART (V3.1) DFU (V2.2)
	STM32L1xxxE	USART1/USART2 DFU (USB device FS)	0x40	0x1FF01FFE	USART (V3.1) DFU (V2.2)

Table 3. Embedded bootloaders (continued)

Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
L4	STM32L412xx/422xx	USART1/USART2/USART3 I2C1/I2C2/I2C3 DFU (USB device FS) SPI1/SPI2	0xD1	0x1FFF6FFE	USART (V3.1) I2C (V1.2) DFU (V2.2) SPI (V1.1)
	STM32L43xxx/44xxx	USART1/USART2/USART3 I2C1/I2C2/I2C3 CAN1 DFU (USB device FS) SPI1/SPI2	0x91	0x1FFF6FFE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)
	STM32L45xxx/46xxx	USART1/USART2/USART3 I2C1/I2C2/I2C3 CAN1 DFU (USB device FS) SPI1/SPI2	0x92	0x1FFF6FFE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)
	STM32L47xxx/48xxx	USART1/USART2/ USART3 I2C1/I2C2/I2C3 DFU (USB device FS)	0xA3	0x1FFF6FFE	USART (V3.1) I2C (V1.2) DFU (V2.2)
		USART1/USART2/ USART3 I2C/I2C2/I2C3 SPI1/SPI2 CAN1 DFU (USB device FS)	0x92	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) CAN(V2.0) DFU(V2.2)
	STM32L496xx/4A6xx	USART1/USART2/USART3 I2C1/I2C2/I2C3 CAN1 DFU (USB device FS)/ SPI1/SPI2	0x93	0x1FFF6FFE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)
	STM32L4Rxxx/STM32L4Sxxx	USART1/USART2/USART3 I2C1/I2C2/I2C3 CAN1 DFU (USB device FS)/ SPI1/SPI2	0x95	0x1FFF6FFE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)
L5	STM32L552xx/562xx	USART1/USART2/USART3 I2C1/I2C2/I2C3/ CAN1 DFU (USB device FS)/ SPI1/SPI2	0x90	0x1FFF6FFE	USART (V3.1) I2C (V1.2) CAN (V2.0) DFU (V2.2) SPI (V1.1)
			0x92	0x0BF97FFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2) FDCAN (V1.0)

Table 3. Embedded bootloaders (continued)


Series	Device	Supported serial peripherals	Bootloader ID		Bootloader (protocol) version
			ID	Memory location	
WBA	STM32WBA52xx	USART1/USART2 I2C1/I2C3 SPI3	0XB0	0x0BF8FEFE	USART (V3.1) I2C (V1.2) SPI (V1.1)
WB	STM32WB10xx/15xx	USART1 I2C1/ SPI1	0xB1	0x1FFF6FFE	USART (V3.1) I2C (V1.2) SPI (V1.1)
	STM32WB30xx/35xx/50xx/55xx	USART1 I2C1/I2C3 SPI1/SPI2 DFU (USB device FS)	0xD5	0x1FFF6FFE	USART (V3.2) I2C (V1.2) SPI (V1.1) DFU (V2.2)
WL	STM32WLE5xx/55xx	USART1/USART2 SPI1/SPI2	0xC4	0x1FFF3EFE	USART (V3.1) SPI (V1.1)
U5	STM32U535xx/545xx	USART1/USART3 I2C1/I2C2/I2C3 SPI1/SPI2/SPI3 DFU (USB device FS) FDCAN1	0x91	0x0BF99EFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2) FDCAN (V1.1)
	STM32U575xx/ STM32U585xx	USART1/USART2/USART3 I2C1/I2C2/I2C3 SPI1/SPI2/SPI3 DFU (USB device FS) FDCAN1	0x92	0x0BF99EFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2) FDCAN (V1.1)
	STM32U595xx/599xx/5A5xx/5A9xx	USART1/USART2/USART3 I2C1/I2C2/I2C3 SPI1/SPI2/SPI3 DFU (USB device HS) FDCAN1	0x92	0x0BF99EFE	USART (V3.1) I2C (V1.2) SPI (V1.1) DFU (V2.2) FDCAN (V1.1)

1. For connectivity line devices, the USART bootloader returns V2.0 instead of V2.2 for the protocol version. For more details refer to the "STM32F105xx and STM32F107xx revision Z" errata sheet available from [www.st.com](http://www.st.com).

## 4.3 Hardware connection requirements

To use the USART bootloader, the host must be connected to the RX and TX pins of the desired USARTx interface via a serial cable.

**Figure 1. USART connection**




1. A pull-up resistor must be added, if they are not connected in host side.
2. An RS232 transceiver must be connected to adapt the voltage level (3.3 to 12 V) between the STM32 device and the host.

**Note:** Typically  $V$  is 3.3 V, and  $R$  is 100 K $\Omega$ . These values depend upon the application and the used hardware.

To use the DFU, connect the microcontroller USB interface to a USB host (such as a PC).

**Figure 2. USB connection**




1. This additional circuit permits to connect a pull-up resistor to DP pin using VBus when needed. Refer to product section (table describing STM32 configuration in system memory boot mode) to know if an external pull-up resistor must be connected to DP pin.

**Note:**  $V$  typically is 3.3 V. This value depends upon the application and the used hardware.

To use the I2C bootloader, connect the host (master) and the desired I2Cx interface (slave) together via the data (SDA) and clock (SCL) pins. A 1.8 K $\Omega$  pull-up resistor must be connected to both SDA and SCL lines.


Figure 3. I2C connection

**Note:**

*V* is typically 3.3 V. This value depends upon the application and the used hardware.

To use the SPI bootloader, connect the host (master) and the desired SPIx interface (slave) together via the MOSI, MISO, and SCK pins. The NSS pin must be connected to GND. A pull-down resistor must be connected to the SCK line.


Figure 4. SPI connection

**Note:**

*R* is typically 10 KΩ. This value depends upon the application and the used hardware.

To use the CAN interface, the host must be connected to the RX and TX pins of the desired CANx interface via CAN transceiver and a serial cable. A 120 Ω resistor must be added as terminating resistor.

Figure 5. CAN connection



**Note:** When a bootloader firmware supports DFU, it is mandatory that no USB Host is connected to the USB peripheral during the selection phase of the other interfaces. After selection phase, the user can plug a USB cable without impacting the selected bootloader execution except for commands generating a system reset.

It is recommended to keep the RX pins of unused bootloader interfaces (USART\_RX, SPI\_MOSI, CAN\_RX and USB D+/D- lines if present) at a known (low or high) level at the startup of the bootloader (detection phase). Leaving these pins floating during the detection phase might lead to activating unused interfaces.

## 4.4 Bootloader memory management

All write operations using bootloader commands must only be Word-aligned (the address must be a multiple of 4). The number of data to be written must also be a multiple of 4 (non-aligned half page write addresses are accepted).

Some Products embed bootloader that has some specific features:

- Some products do not support Mass erase operation. To perform a mass erase operation using bootloader, two options are available:
  - Erase all sectors one by one using the Erase command
  - Set protection level to Level 1. Then, set it to Level 0 (using the Read protect and then the Read Unprotect command). This operation results in a mass erase of the internal flash memory.
- Bootloader firmware of STM32 L1 and L0 series supports Data memory in addition to standard memories (internal flash, internal SRAM, option bytes and System memory). The start address and the size of this area depends on product, refer to the product reference manual for more information. Data memory can be read and written but cannot be erased using the Erase Command. When writing in a Data memory location, the bootloader firmware manages the erase operation of this location before any write. A write to Data memory must be Word-aligned (address to be written must be a multiple of 4) and the number of data must also be a multiple of 4. To erase a Data memory location, write zeros at this location.
- Bootloader firmware of the F2, F4, F7, and L4 series supports OTP memory in addition to standard memories (internal flash, internal SRAM, option bytes and System memory). The start address and the size of this area depends on product, refer to product reference manual for more information. OTP memory can be read and written but cannot be erased using Erase command. When writing in an OTP memory location, make sure that the relative protection bit is not reset.
- For STM32 F2, F4 and F7 series the internal flash memory write operation format depends on voltage Range. By default write operations are allowed by one byte format (Half-Word, Word and Double-Word operations are not allowed). to increase the speed of write operation, the user must apply the adequate voltage range that allows write operation by Half-Word, Word or Double-Word and update this configuration on the fly by the bootloader software through a virtual memory location. This memory location is not physical but can be read and written using usual bootloader read/write operations according to the protocol in use. This memory location contains 4 bytes described in [Table 4](#). It can be accessed by 1, 2, 3, or 4 bytes. However, reserved bytes must remain at their default values (0xFF), otherwise the request is NACKed.

**Table 4. STM32 F2, F4, and F7 voltage range configuration using bootloader**

Address	Size	Description
0xFFFFF0000	1 byte	This byte controls the current value of the voltage range. 0x00: voltage range [1.8 V, 2.1 V] 0x01: voltage range [2.1 V, 2.4 V] 0x02: voltage range [2.4 V, 2.7 V] 0x03: voltage range [2.7 V, 3.6 V] 0x04: voltage range [2.7 V, 3.6 V] and double word write/erase operation is used. In this case it is mandatory to supply 9 V through the VPP pin (refer to the product reference manual for more details about the double-word write procedure). Other: all other values are not supported and are NACKed.
0xFFFFF0001	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and are NACKed.
0xFFFFF0002	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and are NACKed.
0xFFFFF0003	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and are NACKed.

The table below lists the valid memory areas, depending upon the bootloader commands.

**Table 5. Supported memory area by Write, Read, Erase, and Go commands**

Memory area	Write command	Read command	Erase command	Go command
Flash	Supported	Supported	Supported	Supported
RAM	Supported	Supported	Not supported	Supported
System memory	Not supported	Supported	Not supported	Not supported
Data memory	Supported	Supported	Not supported	Not supported
OTP memory	Supported	Supported	Not supported	Not supported

## 4.5 Bootloader UART baudrate detection

For the UART interface baudrate detection, there are two types of mechanisms implemented on different STM32 devices:

- Software baudrate detection using internal HSI and timer (use GPIO as input, detect falling edge and rising edge as explained in AN3155).  
The devices using this mechanism are subject to software jitter (variable error of baudrate calculation) that can reach up to  $\pm 5\%$ . In this case, the host connecting to the STM32 bootloader UART interface must support a  $\pm 5\%$  deviation in baudrate.  
The software jitter value is variable and different at each retry, so it is possible to use multiple retry connections to overcome it (connect and check for correct bootloader answer, if answer is not correct, reset the device and retry connection until the correct answer is received. Once correct answer is received the rest of the communication is

not impacted by software jitter).

It is also possible to reduce software jitter by reducing baudrate value (i.e. use 56000 bps instead of 115200).

[Table 6](#) provides the maximum software jitter value for the baudrate 115200 bps. The lower the baudrate the lower the software jitter.

- Baudrate detection using UART auto-baudrate feature. Devices using this mechanism do not present any software jitter.

**Table 6. Jitter software calculation on bootloader USART detection**

Series	Baudrate detection method	Maximum software jitter for 115200 bps
STM32F0	Software baudrate detection	-1%
STM32F1	Software baudrate detection	-3%
STM32F2	Software baudrate detection	-5%
STM32F3	Software baudrate detection	-2%
STM32F4	Software baudrate detection	-6%
STM32F7	Software baudrate detection	-6%
STM32L0	Software baudrate detection	-2%
STM32L1	Software baudrate detection	-3%
STM32L4	Software baudrate detection	-5%
STM32G07x/8x USART3 STM32G03x/4x USART2	Software baudrate detection	-4%
STM32G07x/8x USART1/USART2 STM32G03x/4x USART1	Auto-baudrate	N/A
STM32G4	Auto-baudrate	N/A
STM32H7	Auto-baudrate	N/A
STM32WB	Auto-baudrate	N/A
STM32WL	Auto-baudrate	N/A

## 4.6 Programming constraints

When using bootloader interface to write in the flash memory, alignment on the programmed address must be respected according to [Table 7](#).

If the address to which the write operation is not aligned, it fails and all following program operations fail as well.

**Table 7. Flash memory alignment constraints on STM32 products**

Series	Alignment
STM32F0	4 bytes
STM32F1	4 bytes
STM32F2	4 bytes

**Table 7. Flash memory alignment constraints on STM32 products (continued)**

Series	Alignment
STM32F3	4 bytes
STM32F4	4 bytes
STM32F7	8 bytes
STM32G0	4 bytes
STM32G4	4 bytes
STM32H5	16 bytes
STM32H7	8 bytes
STM32L0	8 bytes
STM32L1	8 bytes
STM32L4	8 bytes
STM32L5	16 bytes
STM32WBA	16 bytes
STM32WB	8 bytes
STM32WL	8 bytes
STM32U5	16 bytes

Examples of alignment:

- 4 bytes: 0x08000014 is aligned and passes, 0x08000012 is not aligned and fails
- 8 bytes: 0x08000010 is aligned and passes, 0x08000014 is not aligned and fails

Note:

*On some products (STM32F4 and STM32F7) it is possible to change the alignment constraint by writing in the device feature space.*

## 4.7

## ExitSecureMemory feature

The securable memory area is used to isolate secure boot code/data, which handle sensitive information (secrets), from application code:

- Access is controlled by a securable memory bit SEC\_PROT (write once), in the FLASH\_CR register
- Executed once at boot, then locked by writing the securable memory bit
  - The code protected: in the securable memory area is hidden until the next reset that unlocks the SEC\_PROT bit
- Width (number of flash memory pages) is defined through an option byte, SEC\_SIZE, in the flash memory FLASH\_SEC\_R register

The ExitSecureMemory is a software developed and hosted on the system memory. When the user boot code jump to it, the software allows setting the SEC\_PROT bit to 1 and then jumping to the application code. The SEC\_SIZE must be set to the needed value before jumping to the ExitSecureMemory function.

As shown in [Figure 6](#), two jump methods can be used by the customer:


### Jump to the secure memory function without parameter

In this case the application must be loaded just after the secure memory defined.

### Jump to the secure memory function using two parameters

1. Magic number
  - 0x08192A3C
    - Used to secure boot code/data in flash and jump in case of a single bank product
    - Used to secure boot code/data in Bank1 and jump in case of a dual bank product
  - 0x08192A3D
    - Used to secure boot code/data and jump to application in Bank2 in case of a dual bank product
2. User address = Application address
  - In this case the application can be loaded to any desired address (as per user address defined)

**Figure 6. ExitSecureMemory function usage**




**Note:** For more information regarding the option bytes configuration refer to the reference manual.

**Note:** An example of a function that can be used to call the “ExitSecureMemory” is in [Appendix A](#).

**Table 8. ExitSecureMemory entry address**

MCU		ExitSecureMemory address
STM32G0	STM32G07xxx/08xxx	0x1FFF6800
	STM32G03xxx/04xxx	0x1FFF1E00
	STM32G0Bxxx/0Cxxx	0x1FFF6800
	STM32G05xxx/061xx	0x1FFF6800
STM32G4	STM32G47xxx/48xxx	0x1FFF6800
	STM32G431xx/441xx	0x1FFF6800
	STM32G491xx/4A1xx	0x1FFF6800

For more details refer to [Figure 7](#).

**Figure 7. Access to securable memory area from the bootloader**

1. The Bootloader does not check the integrity of the user address, it is up to the user to ensure the validity of the address to jump to.

## 4.8 IWDG usage in Bootloader

The Bootloader does not enable IWDG, it only tries to update the pre-scaler value in case the IWDG was enabled by HW (through option bytes) or by SW in case of an application that jumps to Bootloader.

If the IWDG was not enabled prior boot on Bootloader (using HW boot or by a jump from an application), the Watchdog pre-scaler value update bit (PVU) is set to 0x1 when the Bootloader tries to change the pre-scaler value.

This value does not change, it remains at 0x1 as the pre-scaler update never happens (IWDG is not enabled), and this even after the jump from Bootloader.

So, when using the Bootloader to jump to the application, and when there is the need to enable the IWDG, consider that the PVU bit in IWDG\_SR register is set to 0x1.

## 5 STM32C011xx devices bootloader

### 5.1 Bootloader configuration

The STM32C011xx bootloader is activated by applying Pattern 11(see [Table 2: Bootloader activation patterns](#)). [Table 13](#) shows the hardware resources used by this bootloader.

**Table 9. STM32C011xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (no PLL)
	RAM	-	3.5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	6 Kbytes, starting from address 0x1FFF0000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
Securable memory area	-	-	The address to jump to for the securable memory area is 0x1FFF1600
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100100x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Note:** On WLCSP12, SO8N, TSSOP20, and UFQFN20 packages USART1 PA9/PA10 IOs are remapped on PA11/PA12.

## 5.2 Bootloader selection

*Figure 10* shows the bootloader selection mechanism.

**Figure 8. Bootloader V5.x selection for STM32C011xx devices**



## 5.3 Bootloader version

The following table lists the STM32C011xx devices bootloader versions.

**Table 10. STM32C011xx bootloader versions**

Version number	Description	Known limitations
V5.1	Initial bootloader version	None

## 6 STM32C031xx devices bootloader

### 6.1 Bootloader configuration

The STM32C031xx bootloader is activated by applying Pattern 11(see [Table 2](#)). [Table 13](#) shows the hardware resources used by this bootloader.

**Table 11. STM32C031xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (no PLL)
	RAM	-	3.5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	6 Kbytes, starting from address 0x1FFF0000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
Securable memory area	-	-	The address to jump to for the securable memory area is 0x1FFF1600
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Note:** On TSSOP20 and UFQFN28 packages USART1 PA9/PA10 IOs are remapped on PA11/PA12.

## 6.2 Bootloader selection

*Figure 10* shows the bootloader selection mechanism.

**Figure 9. Bootloader V5.x selection for STM32C031xx devices**



## 6.3 Bootloader version

The following table lists the STM32C031xx devices bootloader versions.

**Table 12. STM32C031xx bootloader versions**

Version number	Description	Known limitations
V5.2	Initial bootloader version	None

## 7 STM32F03xx4/6 devices bootloader

### 7.1 Bootloader configuration

The STM32F03xx4/6 bootloader is activated by applying Pattern 2 (see [Table 2](#)). [Table 13](#) shows the hardware resources used by this bootloader.

**Table 13. STM32F03xx4/6 configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (using PLL clocked by HSI). 1 flash Wait State.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	3 Kbytes, starting from address 0x1FFFEC00 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
USART1 bootloader (on PA10/PA9)	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART1 bootloader (on PA14/PA15)	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA15 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PA14 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART1 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.


The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

**Note:** *After the STM32F03xx4/6 device has booted in bootloader mode, serial wire debug (SWD) communication is no longer possible until the system is reset. This is because the SWD uses the PA14 pin (SWCLK), already used by the bootloader (USART1\_TX).*

## 7.2 Bootloader selection

*Figure 10* shows the bootloader selection mechanism.

**Figure 10. Bootloader selection for STM32F03xx4/6 devices**



## 7.3 Bootloader version

The following table lists the STM32F03xx4/6 devices bootloader versions.

**Table 14. STM32F03xx4/6 bootloader versions**

Version number	Description	Known limitations
V1.0	Initial bootloader version	For the USART interface, two consecutive NACKs instead of 1 NACK are sent when a Read Memory or Write Memory command is sent and the RDP level is active.

## 8 STM32F030xC devices bootloader

### 8.1 Bootloader configuration

The STM32F030xC bootloader is activated by applying Pattern 2 (see [Table 2](#)). [Table 15](#) shows the hardware resources used by this bootloader.

**Table 15. STM32F030xC configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader (on PA2/PA3)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART2 bootloader (on PA14/PA15)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.


**Note:** After the STM32F030xC devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 8.2 Bootloader selection

*Figure 11* shows the bootloader selection mechanism.

**Figure 11.Bootloader selection for STM32F030xC**



## 8.3 Bootloader version

*Table 16* lists the STM32F030xC devices bootloader versions.

**Table 16. STM32F030xC bootloader versions**

Version number	Description	Known limitations
V5.2	Initial bootloader version	PA13 is set in input pull-up mode even if not used by the bootloader

## 9 STM32F05xxx and STM32F030x8 devices bootloader

### 9.1 Bootloader configuration

The STM32F05xxx and STM32F030x8 devices bootloader is activated by applying Pattern 2 (described in [Table 2](#)). [Table 17](#) shows the hardware resources used by this bootloader.

**Table 17. STM32F05xxx and STM32F030x8 devices configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (using PLL clocked by HSI). 1 flash Wait State.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	3 Kbytes, starting from address 0x1FFFE00, contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is 8 bits, even parity, and one stop bit.
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.


The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

**Note:** After the STM32F05xxx and STM32F030x8 devices have booted in bootloader mode, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_TX).

## 9.2 Bootloader selection

*Figure 12* shows the bootloader selection mechanism.

**Figure 12. Bootloader selection for STM32F05xxx and STM32F030x8 devices**



## 9.3 Bootloader version

*Table 18* lists the STM32F05xxx and STM32F030x8 devices bootloader versions.

**Table 18. STM32F05xxx and STM32F030x8 devices bootloader versions**

Version number	Description	Known limitations
V2.1	Initial bootloader version	<ul style="list-style-type: none"> <li>– At bootloader startup, the HSITRIM value is set to 0 (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement. For better results, use the smallest supported crystal value (i.e. 4 MHz).</li> <li>– For the USART interface, two consecutive NACKs instead of 1 NACK are sent when a Read Memory or Write Memory command is sent and the RDP level is active.</li> <li>– PA13 is set in input pull-up mode even if not used by the Bootloader.</li> </ul>

## 10 STM32F04xxx devices bootloader

### 10.1 Bootloader configuration

The STM32F04xxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 19](#) shows the hardware resources used by this bootloader.

**Table 19. STM32F04xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI48 48 MHz as clock source.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	13 Kbytes, starting from address 0x1FFFC400, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Use in input pull-up mode
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in input pull-up mode.
USARTx bootloaders	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111110x (where x = 0 for write and x = 1 for read).
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Table 19. STM32F04xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line No external pull-up resistor is required. Used in alternate push-pull, no pull mode.

**Note:** *After the STM32F04xxx devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).*


The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

**Note:** *Due to empty check mechanism present on this product, it is not possible to jump from user code to system bootloader. Such jump results in a jump back to user flash memory space. But if the first 4 bytes of User flash (at 0x0800 0000) are empty at the moment of jump (i.e. erase first sector before jump or execute code from SRAM while flash is empty), then system bootloader is executed when jumped to.*

## 10.2 Bootloader selection

*Figure 13* shows the bootloader selection mechanism.

**Figure 13. Bootloader selection for STM32F04xxx**



## 10.3 Bootloader version

**Table 20. STM32F04xxx bootloader versions**

Version number	Description	Known limitations
V10.0	Initial bootloader version	At bootloader startup, the HSITRIM value is set to 0 (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement.
V10.1	Add dynamic support of USART/USB interfaces on PA11/12 IOs for small packages.	For better results, use the smallest supported crystal value (i.e. 4 MHz). PA13 is set in input pull-up mode even if not used by the bootloader.

## 11 STM32F070x6 devices bootloader

### 11.1 Bootloader configuration

The STM32F070x6 bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 21](#) shows the hardware resources used by this bootloader.

**Table 21. STM32F070x6 configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24, 18, 16, 12, 8, 6, 4] MHz. The PLL is used to generate 48 MHz for USB and system clock.
		-	The CSS interrupt is enabled for HSE. Any failure (or removal) of the external clock generates system reset.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	13 Kbytes, starting from address 0x1FFFC400, contain the bootloader firmware.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode
	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111110x where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.

**Table 21. STM32F070x6 configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11 pin: USB FS DM line
	USB_DP pin		PA12 pin: USB FS DP line. No external pull-up resistor is required.

**Note:** *If HSI deviation exceeds 1% the bootloader might not function correctly.*

**Note:** *After the STM32F070x6 devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).*

The bootloader has two cases of operation depending on the presence of the external clock (HSE) at bootloader startup:

- If HSE is present and has a value of 24, 18, 16, 12, 8, 6, 4 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1, USART2, and I2C1 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source and only USART1, USART2, and I2C1 are functional.


The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.

**Note:** *Due to empty check mechanism present on this product, it is not possible to jump from user code to system bootloader. Such jump results in a jump back to user flash space, but if the first four bytes of user flash (at 0x0800 0000) are empty at the moment of jump (i.e. erase first sector before jump or execute code from SRAM while flash is empty), then system bootloader is executed when jumped to.*

## 11.2 Bootloader selection

*Figure 14* shows the bootloader selection mechanism.

**Figure 14. Bootloader selection for STM32F070x6**



## 11.3 Bootloader version

*Table 22* lists the STM32F070x6 devices bootloader versions.

**Table 22. STM32F070x6 bootloader versions**

Version number	Description	Known limitations
V10.2	Initial bootloader version	
V10.3	Clock configuration fixed to HSI 8 MHz	At bootloader startup, the HSITRIM value is set to 0 (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement. For better results, use the smallest supported crystal value (i.e. 4 MHz).

## 12 STM32F070xB devices bootloader

### 12.1 Bootloader configuration

The STM32F070xB bootloader is activated by applying Pattern 2 (described in [Table 2](#)). [Table 23](#) shows the hardware resources used by this bootloader.

**Table 23. STM32F070xB configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24, 18, 16, 12, 8, 6, 4] MHz. The PLL is used to generate 48 MHz for USB and system clock.
		-	The (clock security system) CSS interrupt is enabled for HSE. Any failure (or removal) of the external clock generates system reset.
	RAM	-	6 Kbytes, starting from address 0x20000000, are used by the bootloader firmware
	System memory	-	12 Kbytes, starting from address 0x1FFFC800, contain the bootloader firmware.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input pull-up mode
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

**Table 23. STM32F070xB configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11 pin: USB FS DM line used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB FS DP line used in alternate push-pull, no pull mode. No external pull-up resistor is required.

**Note:** *If HSI deviation exceeds 1% the bootloader might not function correctly.*

**Note:** *After the STM32F070xB devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).*

The bootloader has two cases of operation depending on the presence of the external clock (HSE) at bootloader startup:


- If HSE is present and has a value of 24, 18, 16, 12, 8, 6, 4 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1, USART2, and I2C1 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source and only USART1, USART2, and I2C1 are functional.

The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.

## 12.2 Bootloader selection

*Figure 15* shows the bootloader selection mechanism.

**Figure 15.Bootloader selection for STM32F070xB**



## 12.3 Bootloader version

*Table 24* lists the STM32F070xB devices bootloader versions.

**Table 24. STM32F070xB bootloader versions**

Version number	Description	Known limitations
V10.2	Initial bootloader version	
V10.3	Clock configuration fixed to HSI 8 MHz	At bootloader startup, the HSITRIM value is set to (0) (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement. For better results, use the smallest supported crystal value (i.e. 4 MHz). PA13 is set in alternate push-pull mode even if not used by the bootloader.

## 13 STM32F071xx/072xx devices bootloader

### 13.1 Bootloader configuration

The STM32F071xx/072xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). [Table 25](#) shows the hardware resources used by this bootloader.

**Table 25. STM32F071xx/072xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI48 48 MHz as clock source.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	12 Kbytes, starting from address 0x1FFFC800, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in input pull-up mode
USARTx bootloaders	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

**Table 25. STM32F071xx/072xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line No external pull-up resistor is required. Used in alternate push-pull, no pull mode.


**Note:** After the STM32F071xx/072xx devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 13.2 Bootloader selection

*Figure 16* shows the bootloader selection mechanism.

**Figure 16. Bootloader selection for STM32F071xx/072xx**



## 13.3 Bootloader version

*Table 26* lists the STM32F071xx/072xx devices bootloader versions.

**Table 26. STM32F071xx/072xx bootloader versions**

Version number	Description	Known limitations
V10.1	Initial bootloader version	At bootloader startup, the HSITRIM value is set to (0) (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement. For better results, use the smallest supported crystal value (i.e. 4 MHz). PA13 set in alternate push-pull, pull-up mode even if not used by bootloader.

## 14 STM32F09xxx devices bootloader

### 14.1 Bootloader configuration

The STM32F09xxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 27. STM32F09xxx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI48 48 MHz as clock source.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memor	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
			PA15 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
			PA14 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Note:** After the STM32F09xxx devices have booted in bootloader mode using USART2, the serial wire debug (SWD) communication is no longer possible until the system is reset, because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2\_RX).

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 14.2 Bootloader selection

Figure 17. Bootloader selection for STM32F09xxx



## 14.3 Bootloader version

The following table lists the STM32F09xxx devices bootloader versions.

Table 28. STM32F09xxx bootloader versions

Version number	Description	Known limitations
V5.0	Initial bootloader version	At bootloader startup, the HSITRIM value is set to (0) (in HSITRIM bits on RCC_CR register) instead of default value (16), as a consequence a deviation is generated in crystal measurement. For better results, use the smallest supported crystal value (i.e. 4 MHz). PA13 set in input pull-up mode even if not used by the bootloader.

## 15 STM32F10xxx devices bootloader

### 15.1 Bootloader configuration

The STM32F10xxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). [Table 29](#) shows the hardware resources used by this bootloader.

**Table 29. STM32F10xxx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	RCC	HSI enabled	The system clock frequency is 24 MHz using the PLL.
	RAM	-	512 byte starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	2 Kbytes, starting from address 0x1FFFF000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 in transmission mode. Used in alternate push-pull pull-up mode.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 15.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 18. Bootloader selection for STM32F10xxx**



## 15.3 Bootloader version

*Table 30* lists the STM32F10xxx devices bootloader versions:

**Table 30. STM32F10xxx bootloader versions**

Version number	Description
V2.0	Initial bootloader version
V2.1	<ul style="list-style-type: none"> <li>– Updated Go Command to initialize the main stack pointer</li> <li>– Updated Go command to return NACK when jump address is in the Option byte area or System memory area</li> <li>– Updated Get ID command to return the device ID on two bytes</li> <li>– Update the bootloader version to V2.1</li> </ul>
V2.2	<ul style="list-style-type: none"> <li>– Updated Read Memory, Write Memory and Go commands to deny access with a NACK response to the first 0x200 bytes of RAM memory used by the bootloader</li> <li>– Updated Readout Unprotect command to initialize the whole RAM content to 0x0 before ROP disable operation</li> </ul>

Note: *The bootloader ID format is applied to all STM32 devices families except the STM32F1xx family. The bootloader version for the STM32F1xx applies only to the embedded device's bootloader version and not to its supported protocols.*

## 16 STM32F105xx/107xx devices bootloader

### 16.1 Bootloader configuration

The STM32F105xx/107xx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 31. STM32F105xx/107xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz using the PLL. This is used only for USARTx bootloaders and during CAN2, USB detection for CAN and DFU bootloaders (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The external clock is mandatory only for DFU and CAN bootloaders and it must provide one of the following frequencies: 8 MHz, 14.7456 MHz or 25 MHz. For CAN bootloader, the PLL is used only to generate 48 MHz when 14.7456 MHz is used as HSE. For DFU bootloader, the PLL is used to generate a 48 MHz system clock from all supported external clock frequencies.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock will generate system reset.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	18 Kbytes, starting from address 0x1FFFB000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 31. STM32F105xx/107xx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 receive (remapped pin)
	USART2_TX pin	Output push-pull	PD5 pin: USART2 transmit (remapped pin)
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during the CAN bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 receives (remapped pin). Used in alternate push-pull pull-up mode.
	CAN2_TX pin	Output push-pull	PB6 pin: CAN2 transmits (remapped pin). Used in input no pull mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_VBUS pin	Input	PA9: Power supply voltage line
	USB_DM pin	Input/output	PA11 pin: USB_DM line
	USB_DP pin		PA12 pin: USB_DP line. No external pull-up resistor is required

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU and CAN bootloaders, but only for the selection phase. An external clock (8, 14.7456, or 25 MHz) is required for DFU and CAN bootloader execution after the selection phase.

## 16.2 Bootloader selection

*Figure 19* shows the bootloader selection mechanism.

**Figure 19. Bootloader selection for STM32F105xx/107xx devices**



## 16.3 Bootloader version

The following table lists the STM32F105xx/107xx devices bootloader versions:

**Table 32. STM32F105xx/107xx bootloader versions**

Version number	Description
V1.0	Initial bootloader version
V2.0	<ul style="list-style-type: none"> <li>– Bootloader detection mechanism updated to fix the issue when GPIOs of unused peripherals in this bootloader are connected to low level or left floating during the detection phase. For more details refer to <a href="#">Section 16.3.2</a>.</li> <li>– Vector table set to 0x1FFFFB000 instead of 0x00000000</li> <li>– Go command updated (for all bootloaders): USART1, USART2, CAN2, GPIOA, GPIOB, GPIOD and SysTick peripheral registers are set to their default reset values</li> <li>– DFU bootloader: USB pending interrupt cleared before executing the Leave DFU command</li> <li>– DFU subprotocol version changed from V1.0 to V1.2</li> <li>– Bootloader version updated to V2.0</li> </ul>
V2.1	<ul style="list-style-type: none"> <li>– Fixed PA9 excessive consumption described in <a href="#">Section 16.3.4</a>.</li> <li>– Get-Version command (defined in AN3155) corrected. It returns 0x22 instead of 0x20 in bootloader V2.0. Refer to <a href="#">Section 16.3.3</a> for more details.</li> <li>– Bootloader version updated to V2.1</li> </ul>
V2.2	<ul style="list-style-type: none"> <li>– Fixed DFU option bytes descriptor (set to 'e' instead of 'g' because it is read/write and not erasable).</li> <li>– Fixed DFU polling timings for flash Read/Write/Erase operations.</li> <li>– Robustness enhancements for DFU bootloader interface.</li> <li>– Updated bootloader version to V2.2.</li> </ul>

**Note:** The bootloader ID format is applied to all STM32 devices families except the STM32F1xx family. The bootloader version for the STM32F1xx applies only to the embedded device's bootloader version and not to its supported protocols.

### 16.3.1 How to identify STM32F105xx/107xx bootloader versions

Bootloader V1.0 is implemented on devices whose date code is lower than 937 (refer to STM32F105xx and STM32F107xx datasheet to find the date code on the device marking).

Bootloader V2.0 and V2.1 are implemented on devices with a date code higher than or equal to 937.

Bootloader V2.2 is implemented on devices with a date code higher than or equal to 227.

There are two ways to distinguish between bootloader versions:

- When using the USART bootloader, the Get-Version command defined in AN2606 and AN3155 has been corrected in V2.1 version. It returns 0x22 instead of 0x20 as in bootloader V2.0.

- The values of the vector table at the beginning of the bootloader code are different. The user software (or via JTAG/SWD) reads 0x1FFE945 at address 0x1FFFB004 for bootloader V2.0 0x1FFE9A1 for bootloader V2.1, and 0x1FFE9C1 for bootloader V2.2.
- The DFU version is the following:
  - V2.1 in bootloader V2.1
  - V2.2 in bootloader V2.2.

It can be read through the bcdDevice field of the DFU Device Descriptor.

### 16.3.2 Bootloader unavailability on STM32F105xx/STM32F107xx devices with date code lower than 937

#### Description

The bootloader cannot be used if the USART1\_RX (PA10), USART2\_RX (PD6, remapped), CAN2\_Rx (PB5, remapped), OTG\_FS\_DM (PA11), and/or OTG\_FS\_DP (PA12) pin(s) are held low or left floating during the bootloader activation phase.

The bootloader cannot be connected through CAN2 (remapped), DFU (OTG FS in Device mode), USART1 or USART2 (remapped).

On 64-pin packages, the USART2\_RX signal remapped PD6 pin is not available and it is internally grounded. In this case, the bootloader cannot be used at all.

#### Workaround

- For 64-pin packages
  - None. The bootloader cannot be used.
- For 100-pin packages
  - Depending on the used peripheral, the pins for the unused peripherals must be kept at a high level during the bootloader activation phase as described below:
    - If USART1 is used to connect to the bootloader, PD6 and PB5 must be kept at a high level.
    - If USART2 is used to connect to the bootloader, PA10, PB5, PA11, and PA12 must be kept at a high level.
    - If CAN2 is used to connect to the bootloader, PA10, PD6, PA11, and PA12 must be kept at a high level.
    - If DFU is used to connect to the bootloader, PA10, PB5, and PD6 must be kept at a high level.

*Note:* This limitation applies only to STM32F105xx and STM32F107xx devices with a date code below 937. STM32F105xx and STM32F107xx devices with a date code higher or equal to 937 are not impacted. See STM32F105xx and STM32F107xx datasheets for where to find the date code on the device marking.

**16.3.3 USART bootloader Get-Version command returns 0x20 instead of 0x22****Description**

In USART mode, the Get-Version command (defined in AN3155) returns 0x20 instead of 0x22. This limitation is present on bootloader versions V1.0 and V2.0, while it is fixed in bootloader version 2.1.

**Workaround**

None.

**16.3.4 PA9 excessive power consumption when USB cable is plugged in bootloader V2.0****Description**

When connecting a USB cable after booting from System-Memory mode, PA9 pin (connected to  $V_{BUS} = 5\text{ V}$ ) is also shared with USART TX pin, configured as alternate push-pull and forced to 0 since the USART peripheral is not yet clocked. As a consequence, a current higher than 25 mA is drained by PA9 I/O and may affect the I/O pad reliability.

This limitation is fixed in bootloader version 2.1 by configuring PA9 as alternate function push-pull when a correct 0x7F is received on RX pin and the USART is clocked. Otherwise, PA9 is configured as alternate input floating.

**Workaround**

None.

## 17 STM32F10xxx XL-density devices bootloader

### 17.1 Bootloader configuration

The STM32F10xxx XL-density bootloader is activated by applying Pattern 3 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.


**Table 33. STM32F10xxx XL-density configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz using the PLL.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	6 Kbytes, starting from address 0x1FFE000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit.
	USART2_RX pin	Input	PD6 pin: USART2 receives (remapped pins). Used in input pull-up mode.
	USART2_TX pin	Output push-pull	PD5 pin: USART2 transmits (remapped pins). Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 17.2 Bootloader selection

Figure 20. Bootloader selection for STM32F10xxx XL-density devices



## 17.3 Bootloader version

Table 34. STM32F10xxx XL-density bootloader versions

Version number	Description
V2.1	Initial bootloader version

Note:

The bootloader ID format is applied to all STM32 devices families except the STM32F1xx family. The bootloader version for the STM32F1xx applies only to the embedded device bootloader version and not to its supported protocols.

## 18 STM32F2xxxx devices bootloader

Two bootloader versions are available on STM32F2xxxx devices:

- V2.x supporting USART1 and USART3  
This version is embedded in revisions A, Z, and B
- V3.x supporting USART1, USART3, CAN2, and DFU (USB FS device)  
This version is embedded in all other revisions (Y, X, W, 1, V, 2, 3, and 4)

### 18.1 Bootloader V2.x

#### 18.1.1 Bootloader configuration

The STM32F2xxxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 35. STM32F2xxxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz.
	RAM	-	8 Kbytes, starting from address 0x20000000.
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit.
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode


**Table 35. STM32F2xxxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader code.

### 18.1.2 Bootloader selection

*Figure 21* shows the bootloader selection mechanism.

**Figure 21. Bootloader V2.x selection for STM32F2xxxx devices**

### 18.1.3 Bootloader version

The following table lists the STM32F2xxxx devices V2.x bootloader versions:

**Table 36. STM32F2xxxx bootloader V2.x versions**

Version number	Description	Known limitations
V2.0	Initial bootloader version	<p>When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (i.e. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum.</p> <p>For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes in order to disable the write protection.<sup>(1)</sup></p>

1. If the “number of data - 1” (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), the limitation is not perceived from the host, as the command is NACKed anyway (as an unsupported new command).

## 18.2 Bootloader V3.x

### 18.2.1 Bootloader configuration

The STM32F2xxxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 37. STM32F2xxxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USARTx interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	8 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	29 Kbytes, starting from address 0x1FF00000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in no pull mode.

**Table 37. STM32F2xxxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit.
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in pull-up mode
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in pull-up mode
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit.
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in inpt no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

### 18.2.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 22. Bootloader V3.x selection for STM32F2xxxx devices**



MS35011V1

### 18.2.3 Bootloader version

The following table lists the STM32F2xxxx devices V3.x bootloader versions:

**Table 38. STM32F2xxxx bootloader V3.x versions**

Version number	Description	Known limitations
V3.2	Initial bootloader version.	<ul style="list-style-type: none"> <li>– When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (i.e. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum<sup>(1)</sup>.</li> <li>– Option bytes, OTP and Device Feature descriptors (in DFU interface) are set to “g” instead of “e” (not erasable memory areas).</li> </ul>
V3.3	Fix V3.2 limitations. DFU interface robustness enhancement.	<ul style="list-style-type: none"> <li>– For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.</li> <li>– For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes in order to disable the write protection.</li> </ul>

1. If the “number of data - 1” (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), the limitation is not perceived from the host, as the command is NACKed anyway (as an unsupported new command).

## 19 STM32F301xx/302x4(6/8) devices bootloader

### 19.1 Bootloader configuration

The STM32F301xx/302x4(6/8) bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 39. STM32F301xx/302x4(6/8) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI48 48 MHz as clock source.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24,18,16,12,9,8,6,4,3] MHz. The PLL is used to generate the USB48 MHz clock and the 48 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

**Table 39. STM32F301xx/302x4(6/8) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. An external pull-up resistor 1.5 KΩ must be connected to USB_DP pin.

The bootloader has two cases of operation, depending upon the presence of the external clock (HSE) at bootloader startup:


- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4, or 3 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source, and only USART1 and USART2 are functional.

*The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.*

## 19.2 Bootloader selection

*Figure 23* shows the bootloader selection mechanism.

**Figure 23. Bootloader selection for STM32F301xx/302x4(6/8)**



## 19.3 Bootloader version

The following table lists the STM32F301xx/302x4(6/8) devices bootloader versions:

**Table 40. STM32F301xx/302x4(6/8) bootloader versions**

Version number	Description	Known limitations
V4.0	Initial bootloader version	None

## 20 STM32F302xB(C)/303xB(C) devices bootloader

### 20.1 Bootloader configuration

The STM32F302xB(C)/303xB(C) bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 41. STM32F302xB(C)/303xB(C) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24, 18, 16, 12, 9, 8, 6, 4, 3] MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contains the bootloader firmware.
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 41. STM32F302xB(C)/303xB(C) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. An external pull-up resistor 1.5 KΩ must be connected to USB_DP pin.

The bootloader has two cases of operation depending on the presence of the external clock (HSE) at bootloader startup:


- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source, and only USART1 and USART2 are functional.

*The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.*

## 20.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 24. Bootloader selection for STM32F302xB(C)/303xB(C) devices**



## 20.3 Bootloader version

The following table lists the STM32F302xB(C)/303xB(C) devices bootloader versions.

**Table 42. STM32F302xB(C)/303xB(C) bootloader versions**

Version number	Description	Known limitations
V4.1	Initial bootloader version	None

## 21 STM32F302xD(E)/303xD(E) devices bootloader

### 21.1 Bootloader configuration

The STM32F302xD(E)/303xD(E) bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 43. STM32F302xD(E)/303xD(E) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz with HSI48 48 MHz as clock source.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24, 18, 16, 12, 9, 8, 6, 4, 3] MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

**Table 43. STM32F302xD(E)/303xD(E) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11 pin: USB FS DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB FS DP line. Used in alternate push-pull, no pull mode. An external pull-up resistor 1.5 KΩ must be connected to USB_DP pin.


The bootloader has two cases of operation depending on the presence of the external clock (HSE) at bootloader startup:

- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source, and only USART1 and USART2 are functional.

*The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.*

## 21.2 Bootloader selection

Figure 25. Bootloader selection for STM32F302xD(E)/303xD(E)



MSv36790V1

## 21.3 Bootloader version

Table 44. STM32F302xD(E)/303xD(E) bootloader versions

Version number	Description	Known limitations
V4.0	Initial bootloader version	None

## 22 STM32F303x4(6/8)/334xx/328xx devices bootloader

### 22.1 Bootloader configuration

The STM32F303x4(6/8)/334xx/328xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 45. STM32F303x4(6/8)/334xx/328xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b011111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 22.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 26. Bootloader selection for STM32F303x4(6/8)/334xx/328xx**



## 22.3 Bootloader version

The following table lists the STM32F303x4(6/8)/334xx/328xx devices bootloader versions:

**Table 46. STM32F303x4(6/8)/334xx/328xx bootloader versions**

Version number	Description	Known limitations
V5.0	Initial bootloader version	None

## 23 STM32F318xx devices bootloader

### 23.1 Bootloader configuration

The STM32F318xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 47. STM32F318xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value, and periodically refreshed to prevent a reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111101x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Table 47. STM32F318xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111101x (where x = 0 for write and x = 1 for read) and digital filter disabled.
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB5 pin: data line is used in open-drain no pull mode.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 23.2 Bootloader selection

**Figure 27. Bootloader selection for STM32F318xx**

## 23.3 Bootloader version

**Table 48. STM32F318xx bootloader versions**

Version number	Description	Known limitations
V5.0	Initial bootloader version	None

## 24 STM32F358xx devices bootloader

### 24.1 Bootloader configuration

The STM32F358xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 49. STM32F358xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 8 MHz using the HSI.
	RAM	-	5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contains the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user). Window feature is disabled.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0110111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 24.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 28. Bootloader selection for STM32F358xx devices**



## 24.3 Bootloader version

The following table lists the STM32F358xx devices bootloader versions.

**Table 50. STM32F358xx bootloader versions**

Version number	Description	Known limitations
V5.0	Initial bootloader version	For USART1 and USART2 interfaces, the maximum baudrate supported by the bootloader is 57600 baud.

## 25 STM32F373xx devices bootloader

### 25.1 Bootloader configuration

The STM32F373xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 51. STM32F373xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [24,18,16,12,9,8,6,4,3] MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contains the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 51. STM32F373xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. An external pull-up resistor 1.5 KΩ must be connected to USB_DP pin.

The bootloader has two cases of operation depending on the presence of the external clock (HSE) at bootloader startup:


- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 MHz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source, and only USART1 and USART2 are functional.

**Note:** *The external clock (HSE) must be kept if it is connected at bootloader startup, because it is used as system clock source.*

## 25.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 29. Bootloader selection for STM32F373xx devices**



## 25.3 Bootloader version

The following table lists the STM32F373xx devices bootloader versions.

**Table 52. STM32F373xx bootloader versions**

Version number	Description	Known limitations
V4.1	Initial bootloader version	None

## 26 STM32F378xx devices bootloader

### 26.1 Bootloader configuration

The STM32F378xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 53. STM32F378xx configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 8 MHz using the HSI.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FFFD800, contains the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user). Window feature is disabled.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0110111x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader execution.

## 26.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 30. Bootloader selection for STM32F378xx devices**



## 26.3 Bootloader version

The following table lists the STM32F378xx devices bootloader versions.

**Table 54. STM32F378xx bootloader versions**

Version number	Description	Known limitations
V5.0	Initial bootloader version	For USART1 and USART2 interfaces, the maximum baudrate supported by the bootloader is 57600 baud.

## 27 STM32F398xx devices bootloader

### 27.1 Bootloader configuration

The STM32F398xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 55. STM32F398xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	7 Kbytes, starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000000x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.


**Table 55. STM32F398xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b100000x (where x = 0 for write and x = 1 for read).
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB5 pin: data line is used in open-drain no pull mode.

The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

## 27.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 31. Bootloader selection for STM32F398xx**

## 27.3 Bootloader version

The following table lists the STM32F398xx devices bootloader versions.

**Table 56. STM32F398xx bootloader versions**

Version number	Description	Known limitations
V5.0	Initial bootloader version	None

## 28 STM32F40xxx/41xxx devices bootloader

### 28.1 Bootloader V3.x

#### 28.1.1 Bootloader configuration

The STM32F40xxx/41xxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 57. STM32F40xxx/41xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	<p>The system clock frequency is 24 MHz using the PLL.</p> <p>The HSI clock source is used at startup (interface detection phase) and when USARTx interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).</p>
		HSE enabled	<p>The system clock frequency is 60 MHz.</p> <p>The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected.</p> <p>The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.</p>
		-	<p>The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.</p>
	RAM	-	8 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	29 Kbytes, starting from address 0x1FFF 0000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.

**Table 57. STM32F40xxx/41xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit.
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity, and one stop bit.
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** Due to HSI deviation and since HSI is used to detect HSE value, the user must use low rather than high frequency HSE crystals (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.

### 28.1.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 32. Bootloader V3.x selection for STM32F40xxx/41xxx devices**



### 28.1.3 Bootloader version

The following table lists the STM32F40xxx/41xxx devices V3.x bootloader versions:

**Table 58. STM32F40xxx/41xxx bootloader V3.x versions**

Version number	Description	Known limitations
V3.0	Initial bootloader version	<ul style="list-style-type: none"> <li>– When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (i.e. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum<sup>(1)</sup>.</li> <li>– Option bytes, OTP and Device Feature descriptors (in DFU interface) are set to “g” instead of “e” (not erasable memory areas). After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</li> </ul>
V3.1	Fix V3.0 limitations. DFU interface robustness enhancement.	<ul style="list-style-type: none"> <li>– For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.</li> <li>– For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes in order to disable the write protection.</li> </ul> <p>After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</p>

1. If the “number of data - 1” (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), the limitation is not perceived from the host, as the command is NACKed anyway (as an unsupported new command).

## 28.2 Bootloader V9.x

### 28.2.1 Bootloader configuration

The STM32F40xxx/41xxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). [Table 59](#) shows the hardware resources used by this bootloader.

**Note:** *The bootloader version V9.0 is embedded only in STM32F405xx/415xx devices in WLCSP90 package.*

Version V9.1 is populated in all packages of the product.

**Table 59. STM32F40xxx/41xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 59. STM32F40xxx/41xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111010x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111010x (where x = 0 for write and x = 1 for read).
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111010x (where x = 0 for write and x = 1 for read).
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.

**Table 59. STM32F40xxx/41xxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 28.2.2 Bootloader selection

Figure 33. Bootloader V9.x selection for STM32F40xxx/41xxx



### 28.2.3 Bootloader version

The following table lists the STM32F40xxx/41xxx devices V9.x bootloader versions.

**Table 60. STM32F40xxx/41xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	<p>This bootloader is an updated version of bootloader v3.1.</p> <p>This new version of bootloader supports I2C1, I2C2, I2C3, SPI1 and SPI2 interfaces.</p> <p>The RAM used by this bootloader is increased from 8Kb to 12Kb.</p> <p>The ID of this bootloader is 0x90.</p> <p>The connection time is increased.</p>	<ul style="list-style-type: none"> <li>– For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.</li> <li>– For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes in order to disable the write protection.</li> </ul> <p>After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</p>
V9.1	<p>This bootloader is an updated version of bootloader v9.0 that will be populated in all packages even the one embedding the V3.1 bootloader version.</p> <p>It contains fixes of the known limitations of the V9.0</p>	None

## 29 STM32F401xB(C) devices bootloader

### 29.1 Bootloader configuration

The STM32F401xB(C) bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 61. STM32F401xB(C) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interface is selected (once DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the DFU (USB FS device) interface is selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 61. STM32F401xB(C) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain no pull mode.

**Table 61. STM32F401xB(C) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 61. STM32F401xB(C) configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock, multiple of 1 MHz (between 4 and 26 MHz), is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 29.2 Bootloader selection

Figure 34. Bootloader selection for STM32F401xB(C)



MS35030V1

## 29.3 Bootloader version

Table 62. STM32F401xB(C) bootloader versions

Version number	Description	Known limitations
V13.0	Initial bootloader version	<ul style="list-style-type: none"><li>– After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</li><li>– The bootloader does not support the reset of SPRMOD bit during RDP regression</li></ul>

## 30 STM32F401xD(E) devices bootloader

### 30.1 Bootloader configuration

The STM32F401xD(E) bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 63. STM32F401xD(E) configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interface is selected (once DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the DFU (USB FS device) interface is selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in no pull mode.

**Table 63. STM32F401xD(E) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 63. STM32F401xD(E) configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, and SPIx bootloaders. This internal clock is also used for DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 30.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 35. Bootloader selection for STM32F401xD(E)**



MS35031V1

### 30.3 Bootloader version

The following table lists the STM32F401xD(E) devices bootloader version.

**Table 64. STM32F401xD(E) bootloader versions**

Version number	Description	Known limitations
V13.1	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 31 STM32F410xx devices bootloader

### 31.1 Bootloader configuration

The STM32F410xx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 65. STM32F410xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
	RAM	-	5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.8V, 3.6V] In this range: - flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - flash write operation by byte (refer to bootloader memory management section for more information).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 65. STM32F410xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000111x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C4 bootloader	I2C4	Enabled	The I2C4 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000111x (where x = 0 for write and x = 1 for read)
	I2C4_SCL pin	Input/output	PB15 pin: clock line is used in open-drain no pull mode for STM32F410Cx/Rx devices. PB10 pin: clock line is used in open-drain no pull mode for STM32F410Tx devices.
	I2C4_SDA pin	Input/output	PB14 pin: data line is used in open-drain no pull mode for STM32F410Cx/Rx devices. PB3 pin: data line is used in open-drain no pull mode for STM32F410Tx devices.

**Table 65. STM32F410xx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode for STM32F410Cx/Rx devices. PB5 pin: slave data Input line, used in push-pull, pull-down mode for STM32F410Tx devices.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode for STM32F410Cx/Rx devices. PB4 pin: slave data output line, used in push-pull, pull-down mode for STM32F410Tx devices.
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push- pull, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull pull-up mode for STM32F410Cx/Rx devices. PA15 pin: slave chip select pin used in push-pull, pull-down mode for STM32F410Tx devices.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PC3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PC2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push- pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.

The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

## 31.2 Bootloader selection

*Figure 36* shows the bootloader selection mechanism.

**Figure 36.Bootloader V11.x selection for STM32F410xx**



### 31.3 Bootloader version

The following table lists the STM32F410xx devices bootloader V11.x versions.

**Table 66. STM32F410xx bootloader V11.x versions**

Version number	Description	Known limitations
V11.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)
V11.1	Support I2C4 and SPI1 for STM32F410Tx devices.	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 32 STM32F411xx devices bootloader

### 32.1 Bootloader configuration

The STM32F411xx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 67. STM32F411xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interface is selected (once DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the DFU (USB FS device) interface is selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 67. STM32F411xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 67. STM32F411xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, and SPIx bootloaders. This internal clock is also used for DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 32.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 37. Bootloader selection for STM32F411xx**



### 32.3 Bootloader version

The following table lists the STM32F411xx devices bootloader version.

**Table 68. STM32F411xx bootloader versions**

Version number	Description	Known limitations
V13.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 33 STM32F412xx devices bootloader

### 33.1 Bootloader configuration

The STM32F412xx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The table shows the hardware resources used by this bootloader.

**Table 69. STM32F412xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.8V, 3.6V] In this range: - Flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - Flash write operation by byte (refer to bootloader memory management section for more information).

Table 69. STM32F412xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000110x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

**Table 69. STM32F412xx configuration in system memory boot mode (continued)**

<b>Bootloader</b>	<b>Feature/Peripheral</b>	<b>State</b>	<b>Comment</b>
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000110x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000110x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain no pull mode.
I2C4 bootloader	I2C4	Enabled	The I2C4 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000110x (where x = 0 for write and x = 1 for read)
	I2C4_SCL pin	Input/output	PB15 pin: clock line is used in open-drain no pull mode.
	I2C4_SDA pin	Input/output	PB14 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull pull-up mode.

**Table 69. STM32F412xx configuration in system memory boot mode (continued)**

<b>Bootloader</b>	<b>Feature/Peripheral</b>	<b>State</b>	<b>Comment</b>
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull pull-up mode.
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull pull-up mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external Pull-Up resistor is required.
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

### 33.2 Bootloader selection

*Figure 38* shows the bootloader selection mechanism.

**Figure 38.Bootloader V9.x selection for STM32F412xx**



### 33.3 Bootloader version

The following table lists the STM32F412xx devices bootloader V9.x versions.

**Table 70. STM32F412xx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)
V9.1	Fix USART3 interface pinout	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 34 STM32F413xx/423xx devices bootloader

### 34.1 Bootloader configuration

The STM32F413xx/423xx bootloader is activated by applying Pattern 1 (described in [Table 2h](#)). The following table shows the hardware resources used by this bootloader.

**Table 71. STM32F413xx/423xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	60 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.8V, 3.6V] In this range: – Flash wait states 4. – System clock frequency 60 MHz. – ART Accelerator enabled. – Flash write operation by byte (refer to <a href="#">Bootloader memory management</a> for more information).

**Table 71. STM32F413xx/423xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 71. STM32F413xx/423xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001011x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001011x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain no pull mode.
I2C4 bootloader	I2C4	Enabled	The I2C4 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001011x (where x = 0 for write and x = 1 for read)
	I2C4_SCL pin	Input/output	PB15 pin: clock line is used in open-drain no pull mode.
	I2C4_SDA pin	Input/output	PB14 pin: data line is used in open-drain no pull mode.

**Table 71. STM32F413xx/423xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB, speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB, speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, pull-down mode.
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: – Slave mode – Full Duplex – 8-bit MSB, speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 71. STM32F413xx/423xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external Pull-Up resistor is required.
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 34.2 Bootloader selection

*Figure 39* shows the bootloader selection mechanism.

**Figure 39.Bootloader V9.x selection for STM32F413xx/423xx**



### 34.3 Bootloader version

The following table lists the STM32F413xx/423xx devices bootloader V9.x versions.

**Table 72. STM32F413xx/423xx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 35 STM32F42xxx/43xxx devices bootloader

### 35.1 Bootloader V7.x

#### 35.1.1 Bootloader configuration

The STM32F42xxx/43xxx bootloader is activated by applying Pattern 5 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 73. STM32F42xxx/43xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	<p>The system clock frequency is 24 MHz using the PLL.</p> <p>The HSI clock source is used at startup (interface detection phase) and when USART or I2C interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).</p>
		HSE enabled	<p>The system clock frequency is 60 MHz.</p> <p>The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected.</p> <p>The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.</p>
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock /generates system reset.
	RAM	-	8 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.

Table 73. STM32F42xxx/43xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8 bits, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8 bits, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8 bits, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push pull pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push pull pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111000x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.

**Table 73. STM32F42xxx/43xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push pull no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push pull no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

### 35.1.2 Bootloader selection


*Figure 40* and *Figure 41* show the bootloader selection mechanism.

**Figure 40. Dual bank boot implementation for STM32F42xxx/43xxx Bootloader V7.x**



- CCM RAM is not considered valid as stack pointer address for the dual bank boot mechanism.

Figure 41. Bootloader V7.x selection for STM32F42xxx/43xxx



MS35022V1

### 35.1.3 Bootloader version

The following table lists the STM32F42xxx/43xxx devices bootloader V7.x versions.

**Table 74. STM32F42xxx/43xxx bootloader V7.x versions**

Version number	Description	Known limitations
V7.0	Initial bootloader version	<p>For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes to disable the write protection.</p> <p>For the USB DFU interface, in Dual Bank mode, the Erase operation is not functional for the second bank. Return to Single Bank mode, erase desired sector(s) and then reactivate the Dual Bank mode.</p> <p>After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup).</p>

## 35.2 Bootloader V9.x

### 35.2.1 Bootloader configuration

The STM32F42xxx/43xxx bootloader is activated by applying Pattern 5 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 75. STM32F42xxx/43xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 75. STM32F42xxx/43xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit.
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111000x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111000x (where x = 0 for write and x = 1 for read).
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111000x (where x = 0 for write and x = 1 for read).
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain mode.

**Table 75. STM32F42xxx/43xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, -bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

### 35.2.2 Bootloader selection


*Figure 42* and *Figure 43* show the bootloader selection mechanism.

**Figure 42. Dual bank boot implementation for STM32F42xxx/43xxx bootloader V9.x**



- CCM RAM is not considered valid as stack pointer address for the dual bank boot mechanism.

Figure 43. Bootloader V9.x selection for STM32F42xxx/43xxx



MS35024V1

### 35.2.3 Bootloader version

*Table 76* lists the STM32F42xxx/43xxx devices bootloader V9.x versions.

**Table 76. STM32F42xxx/43xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	<p>This bootloader is an updated version of bootloader v7.0. This new version of bootloader supports I2C2, I2C3, SPI1, SPI2, and SPI4 interfaces.</p> <p>The RAM used by this bootloader is increased from 8 Kb to 12 Kb. The ID of this bootloader is 0x90</p> <p>The connection time is increased.</p>	<p>For the USB DFU interface, in Dual Bank mode, the Erase operation is not functional for the second bank. Return to Single Bank mode, erase desired sector(s) and then reactivate the Dual Bank mode.</p> <p>After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</p>
V9.1	<p>This bootloader is an updated version of bootloader v9.0. This new version implements the new I2C No-stretch commands (I2C protocol v1.1) and the capability of disabling PcrOP when RDP1 is enabled with ReadOutUnprotect command for all protocols(USB, USART, CAN, I2C and SPI). The ID of this bootloader is 0x91</p>	<p>For the CAN interface, the Write Unprotect command is not functional. Use Write Memory command and write directly to the option bytes in order to disable the write protection.</p> <p>For the USB DFU interface, in Dual Bank mode, the Erase operation is not functional for the second bank. Return to Single Bank mode, erase desired sector(s) and then reactivate the Dual Bank mode.</p> <p>After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)</p>

## 36 STM32F446xx devices bootloader

### 36.1 Bootloader configuration

The STM32F446xx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 77. STM32F446xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART, I2C and SPI bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.71 V, 3.6 V]. In this range: - Flash wait states: 3. - System Clock 60 MHz. - Prefetch disabled. - Flash write operation by byte (refer to section bootloader memory management for more information).

Table 77. STM32F446xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because in CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111100x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.

**Table 77. STM32F446xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111100x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0111100x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PC7 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 77. STM32F446xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
CAN2 and DFU bootloaders	TIM17	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determinated, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 36.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 44.Bootloader V9.x selection for STM32F446xx**



MSv36763V1

### 36.3 Bootloader version

The following table lists the STM32F446xx devices bootloader V9.x versions:

**Table 78. STM32F446xx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup)

## 37 STM32F469xx/479xx devices bootloader

### 37.1 Bootloader configuration

The STM32F469xx/479xx bootloader is activated by applying Pattern 5 (described in [Table 2](#)). [Table 79](#) shows the hardware resources used by this bootloader.

**Table 79. STM32F469xx/479xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once CAN or DFU bootloader is selected, the clock source is derived from external crystal).
		HSE enabled	The system clock frequency is 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	29 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.

**Table 79. STM32F469xx/479xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000100x (where x = 0 for write and x = 1 for read).
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.

**Table 79. STM32F469xx/479xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000100x (where x = 0 for write and x = 1 for read).
	I2C2_SCL pin	Input/output	PF0 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF1 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000100x (where x = 0 for write and x = 1 for read).
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 79. STM32F469xx/479xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SP4_SCK pin	Input	PE12 pin: Slave clock line, used in push- pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external Pull-Up resistor is required.

The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 48 MHz) is required for CAN and DFU bootloaders execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 37.2 Bootloader selection

*Figure 45* and *Figure 46* show the bootloader selection mechanism.

**Figure 45. Dual bank boot implementation for STM32F469xx/479xx Bootloader V9.x**





Figure 46.Bootloader V9.x selection for STM32F469xx/479xx



### 37.3 Bootloader version

*Table 80* lists the STM32F469xx/479xx devices V9.x bootloader versions:

**Table 80. STM32F469xx/479xx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	After executing Go command (jump to user code) the bootloader resets AHB1ENR value to 0x0000 0000 and thus CCM RAM, when present, is not active (must be re-enabled by user code at startup).

## 38 STM32F72xxx/73xxx devices bootloader

### 38.1 Bootloader configuration

The STM32F72xxx/73xxx bootloader is activated by applying Pattern 8 (described in [Table 2](#)). [Table 81](#) shows the hardware resources used by this bootloader.

**Table 81. STM32F72xxx/73xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	59 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.8V, 3.6V] In this range: - Flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - Flash write operation by byte (refer to bootloader memory management section for more information).

**Table 81. STM32F72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART3 bootloader (on PB11/PB10)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC11/PC10)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11-bit identifier.
	CAN1_RX pin	Input	PD0 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PD1 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.

**Table 81. STM32F72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001101x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 81. STM32F72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SP4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external Pull-Up resistor is required.
CAN1 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.


**Note:**

*Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 38.2 Bootloader selection

*Figure 47* shows the bootloader selection mechanism.

**Figure 47. Bootloader V9.x selection for STM32F72xxx/73xxx**



MSv44807V1

### 38.3 Bootloader version

*Table 82* lists the STM32F72xxx/73xxx devices bootloader V9.x versions.

**Table 82. STM32F72xxx/73xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	At high UART baudrates (115200 bps) connection may fail due to software jitter leading to wrong baudrate calculation. In that case bootloader may respond with a baudrate up to $\pm 5\%$ different from host baudrate. Workaround: use baudrates lower than 57600 bps if host tolerance to baudrate error is lower than $\pm 5\%$

## 39 STM32F74xxx/75xxx devices bootloader

Two bootloader versions are available on STM32F74xxx/75xxx:

- V7.x supporting USART1, USART3, CAN2, I2C1, I2C2, I2C3, and DFU (USB FS device). This version is embedded in STM32F74xxx/75xxx rev. A devices.
- V9.x supporting USART1, USART3, CAN2, I2C1, I2C2, I2C3, SPI1, SPI2, SPI4, and DFU (USB FS device). This version is embedded in STM32F74xxx/75xxx rev. Z and rev. 1 devices.

**Note:** When readout protection Level2 is activated, STM32F74xxx/75xxx devices can boot also on system memory and all commands are not accessible except Get, GetID, and GetVersion.

### 39.1 Bootloader V7.x

#### 39.1.1 Bootloader configuration

The STM32F74xxx/75xxx bootloader is activated by applying Pattern 8 (described in [Table 2](#)). [Table 83](#) shows the hardware resources used by this bootloader.

**Table 83. STM32F74xxx/75xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	60 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The voltage range is [1.8V, 3.6V]. In this range: - Flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - Flash write operation by byte (refer to bootloader memory management section for more information).

Table 83. STM32F74xxx/75xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.

**Table 83. STM32F74xxx/75xxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode.
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external Pull-Up resistor is required.
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

### 39.1.2 Bootloader selection

Figure 48.Bootloader V7.x selection for STM32F74xxx/75xxx



### 39.1.3 Bootloader version

Table 84. STM32F74xxx/75xxx bootloader V7.x versions

Version number	Description	Known limitations
V7.0	Initial bootloader version	<p>At high UART baudrates (115200 bps) connection may fail due to software jitter leading to wrong baudrate calculation. In that case bootloader may respond with a baudrate up to <math>\pm 5\%</math> different from host baudrate.</p> <p>Workaround: use baudrates lower than 57600 bps if host tolerance to baudrate error is lower than <math>\pm 5\%</math></p>

## 39.2 Bootloader V9.x

### 39.2.1 Bootloader configuration

The STM32F74xxx/75xxx bootloader is activated by applying Pattern 8 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 85. STM32F74xxx/75xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART, I2C and SPI bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	60 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The voltage range is [1.8V, 3.6V] In this range: - Flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - Flash write operation by byte (refer to bootloader memory management section for more information).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 85. STM32F74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC10/PC11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.

**Table 85. STM32F74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000101x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 85. STM32F74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode.
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external pull-Up resistor is required.
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx, and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

### 39.2.2 Bootloader selection

*Figure 49* shows the bootloader selection mechanism.

**Figure 49.Bootloader V9.x selection for STM32F74xxx/75xxx**



### 39.2.3 Bootloader version

The following table lists the STM32F74xxx/75xxx bootloader V9.x versions:

**Table 86. STM32F74xxx/75xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	At high UART baudrates (115200 bps) connection may fail due to software jitter leading to wrong baudrate calculation. In that case bootloader may respond with a baudrate up to $\pm 5\%$ different from host baudrate. Workaround: use baudrates lower than 57600 bps if host tolerance to baudrate error is lower than $\pm 5\%$

## 40 STM32F76xxx/77xxx devices bootloader

### 40.1 Bootloader configuration

The STM32F76xxx/77xxx bootloader is activated by applying Pattern 9 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 87. STM32F76xxx/77xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the CAN or the DFU (USB FS device) interfaces are selected. In this case the system clock configured to 60 MHz with HSE as clock source. The HSE frequency must be multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The CSS interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	59 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The voltage range is [1.8V, 3.6V] In this range: - Flash wait states: 3. - System clock frequency 60 MHz. - ART Accelerator enabled. - Flash write operation by byte (refer to bootloader memory management section for more information).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 87. STM32F76xxx/77xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB11/PB10)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in input pull-up mode.
USART3 bootloader (on PC11/PC10)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. <b>Note:</b> CAN1 is clocked during CAN2 bootloader execution because CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.

**Table 87. STM32F76xxx/77xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 87. STM32F76xxx/77xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode
	SP4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-down mode
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-down mode.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11 pin: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB DP line. Used in alternate push-pull, no pull mode. No external pull-Up resistor is required.
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the HSE. Once HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.


The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS device), but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

**Note:** *Due to HSI deviation and since HSI is used to detect HSE value, the user must use low frequency rather than high frequency HSE crystal values (low frequency values are better detected due to larger error margin). For example, it is better to use 8 MHz instead of 25 MHz.*

## 40.2 Bootloader selection

*Figure 50* and *Figure 51* show the bootloader selection mechanism.


**Figure 50. Dual bank boot implementation for STM32F76xxx/77xxx Bootloader V9.x**



1. Only BOOT\_ADD0 value is considered whatever the BOOT0 pin state, as described in *Table 88*.

2. ITCM RAM is not considered valid as stack pointer address for the dual bank boot mechanism.

Figure 51. Bootloader V9.x selection for STM32F76xxx/77xxx



MSv38483V2

## 40.3 Bootloader version

The following table lists the STM32F76xxx/77xxx devices bootloader V9.x versions.

**Table 88. STM32F76xxx/77xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.3	Initial bootloader version	<p>When the flash memory is configured to the dual bank boot mode (nDBANK=nDBOOT=0), whatever the BOOT0 Pin state only BOOT_ADD0 value is considered (when BOOT0 Pin=1, BOOT_ADD0 value is considered not the BOOT_ADD1).</p> <p>Workaround: to manage dual bank boot with BOOT_ADD0 only, refer to AN4826 "STM32F7 series flash memory dual bank mode"</p> <p>At high UART baudrates (115200 bps) connection may fail due to software jitter leading to wrong baudrate calculation.</p> <p>In that case bootloader may respond with a baudrate up to <math>\pm 5\%</math> different from host baudrate.</p> <p>Workaround: use baudrates lower than 57600 bps if host tolerance to baudrate error is lower than <math>\pm 5\%</math>.</p> <p>Bank2 sector erase issue when using USB interface. Erasing a sector from bank2 with index (i) leads to erase sector (i+4)</p>

## 41 STM32G03xxx/STM32G04xxx devices bootloader

### 41.1 Bootloader configuration

The STM32G03xxx/G04xxx bootloader is activated by applying Pattern 11 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader. Note that STM32G030x do not have BOOT\_LOCK(bit), so consider that when using Pattern 11.

**Table 89. STM32G03xxx/G04xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (using PLL clocked by HSI).
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFF0000
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
Securable memory area	-	-	The address to jump to for the securable memory area is 0x1FFF1D00
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloader	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010110x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.


**Table 89. STM32G03xxx/G04xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010110x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.

Note: On SO8, WLCSP18, TSSOP20, and UFQFN28 packages USART1 PA9/PA10 IOs are remapped on PA11/PA12.

## 41.2 Bootloader selection

*Figure 52* shows the bootloader selection mechanism.

**Figure 52. Bootloader V5.x selection for STM32G03xxx/G04xxx**

## 41.3 Bootloader version

*Table 90* lists the STM32G03xxx/G04xxx devices bootloader versions.

**Table 90. STM32G03xx/04xxx bootloader versions**

Version number	Description	Known limitations
V5.1	Initial bootloader version	<ul style="list-style-type: none"><li>– Supports only 48- and 32-pin packages</li><li>– Issue is seen for both packages, if PA3 stays to low level, system is stuck in the USART2 detection sequence and no other interface is detected.</li></ul>
V5.2	Add support to small packages 8/20 and 28 pins	Issue is seen for all packages (except SO8, no PA3 pin), if PA3 stays to low level, system is stuck in the USART2 detection sequence and no other interface is detected.
V5.3	Fix V5.2 limitations	None

## 42 STM32G07xxx/08xxx device bootloader

### 42.1 Bootloader configuration

The STM32G07xxx/G08xxx bootloader is activated by applying Pattern 11 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader. STM32G070x devices do not have BOOT\_LOCK(bit), consider that when using Pattern 11.

**Table 91. STM32G07xxx/8xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (using PLL clocked by HSI).
	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
Securable memory area	-	-	The address to jump to for the securable memory area is 0x1FFF6800
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

Table 91. STM32G07xxx/8xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010001x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

**Table 91. STM32G07xxx/8xxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down. <b>Note:</b> This IO can be tied to GND if the SPI master does not use it.

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 42.2 Bootloader selection

*Figure 53* shows the bootloader selection mechanism.

**Figure 53. Bootloader V11.0 selection for STM32G07xxx/G08xxx**



## 42.3 Bootloader version

*Table 92* lists the STM32G07xxx/8xxx devices bootloader versions.

**Table 92. STM32G07xx/08xxx bootloader versions**

Version number	Description	Known limitations
V11.0	Initial bootloader version	Not supporting packages smaller than LQFP64
V11.1	Supporting all packages	None

**Table 92. STM32G07xx/08xxx bootloader versions (continued)**

Version number	Description	Known limitations
V11.2	Add securable memory area feature	<ul style="list-style-type: none"><li>– Option byte launch missing when using USART protocol</li><li>– RCC register RCC_ICSCR is not set to its default value when Go command is used. HSITRIM value is set to a value different from default.</li><li>– RCC registers are not set to their default value when “Go” command is used (HSITRIM is not correctly reset).</li><li>– Enabling SRAM parity check option byte causes bootloader crash if the SRAM is not initialized before enabling this feature.</li></ul>
V11.3	Fix all V11.2 limitations	None

## 43 STM32G0B0xx device bootloader

### 43.1 Bootloader configuration

The STM32G0B0xx bootloader is activated by applying Pattern 11 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader. Note that STM32G0B0x do not have BOOT\_LOCK(bit), so consider that when using Pattern 11.

**Table 93. STM32G0B0xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI). If an external clock (HSE) is not present, the system is kept clocked from the HSI
		HSE enabled	The external clock can be used for all bootloader interfaces and must have one of the following values [48, 32, 16, 12, 8] MHz. The PLL is used to generate 48 MHz for USB and system clock.
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	The bootloader firmware is shared on two banks: - 28 Kbytes, starting from address 0x1FFF0000 until 0x1FFF6FFF - Part of the 28 KB (0x1FFF8000 – 0x1FFFFFFF)
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
Securable memory area	-	-	The address to jump to for the exit securable memory area is 0x1FFF6800
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.

Table 93. STM32G0B0xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011101x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011101x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

Table 93. STM32G0B0xx configuration in system memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down. <b>Note:</b> This IO can be tied to GND if the SPI master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in Forced Device mode. USB FS interrupt vector is enabled and used for USB DFU communications. Note: VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader. <sup>(1)</sup>
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 43.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 54. Bootloader selection for STM32G0B0xx**



### 43.3 Bootloader version

*Table 94* lists the STM32G0B0xx devices bootloader versions.

**Table 94. STM32G0B0xx bootloader versions**

Version number	Description	known limitations
V13.0	Initial bootloader version	None

## 44 STM32G0B1xx/0C1xx device bootloader

### 44.1 Bootloader configuration

The STM32G0B1xx/0C1xx bootloader is activated by applying Pattern 11 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 95. STM32G0B1xx/0C1xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	The bootloader firmware is shared on two banks: - 28 Kbytes, starting from address 0x1FFF0000 until 0x1FFF6FFF - Part of the 28 KB (0x1FFF8000 – 0x1FFFEFFF)
Securable memory area	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
USART2 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.

Table 95. STM32G0B1xx/0C1xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011101x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011101x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI master does not use it.

**Table 95. STM32G0B1xx/0C1xx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down. <b>Note:</b> This IO can be tied to GND if the SPI master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in Forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.'
	USB_DM pin	Input/output	PA11: USB DM line. Used in no pull mode.
	USB_DP pin		PA12: USB DP line. Used in no pull mode. No external pull-up resistor is required
FDCAN	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: – Connection bit rate 250 kbit/s – Data bit rate 1000 kbit/s – FrameFormat = FDCAN_FRAME_FD_BRS – Mode = FDCAN_MODE_NORMAL – AutoRetransmission = ENABLE – TransmitPause = DISABLE – ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PD0 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	FDCAN1_Tx pin	Output	PD1 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-up mode.

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 44.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 55. Bootloader selection for STM32G0B1xx/0C1xx**



MS52834V1

#### 44.3 Bootloader version

*Table 96* lists the STM32G0B1xx/0C1xx devices bootloader versions.

**Table 96. STM32G0B1xx/0C1xx bootloader versions**

Version number	Description	known limitations
V9.2	Initial bootloader version	None

## 45 STM32G05xxx/061xx devices bootloader

### 45.1 Bootloader configuration

The STM32G05xxx/061xx bootloader is activated by applying Pattern 11 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader. Note that STM32G050x do not have BOOT\_LOCK(bit), so consider that when using Pattern 11.

**Table 97. STM32G05xxx/061xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz (using PLL clocked by HSI).
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
Securable memory area	-	-	The address to jump to for the securable memory area is 0x1FFF6800
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloader	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USART2 bootloaders.


**Table 97. STM32G05xxx/061xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100010x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100010x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.

## 45.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 56. Bootloader selection for STM32G05xxx/061xx**



## 45.3 Bootloader version

[Table 98](#) lists the STM32G05xxx/061xx devices bootloader versions.

**Table 98. STM32G05xxx/061xx bootloader versions**

Version number	Description	known limitations
V5.0	Initial bootloader version	USART2 SW jitter issue on detection phase
V5.1	Fix V5.0 limitation	None

## 46 STM32G431xx/441xx devices bootloader

### 46.1 Bootloader configuration

The STM32G431xx/441xx bootloader is activated by applying Pattern 15 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 99. STM32G431xx/441xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 72 MHz (using the PLL clocked by HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
Securable memory area	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
USART2 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 99. STM32G431xx/441xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010100x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PC4 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PA8 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010100x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC8 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 99. STM32G431xx/441xx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. Note: This IO can be tied to GND if the SPI Master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 46.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 57. Bootloader selection for STM32G431xx/441xx**



MS51432V1

## 46.3 Bootloader version

Table 100. STM32G431xx/441xx bootloader version

Version number	Description	Known limitations
V13.3 (0xD3)	Initial bootloader version	CCSRAM not supported
V13.4 (0xD4)	Fix V13.3 limitations	Add CCSRAM support

## 47 STM32G47xxx/48xxx devices bootloader

### 47.1 Bootloader configuration

The STM32G47xxx/48xxx bootloader is activated by applying Pattern 14 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 101. STM32G47xxx/48xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 72 MHz (using the PLL clocked by HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
Securable memory area	-	-	The address to jump to the exit securable memory area @0x1FFF6800
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 101. STM32G47xxx/48xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101001x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PC4 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PA8 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101001x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC8 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain pull-up mode.
I2C4 bootloader	I2C4	Enabled	The I2C4 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101001x (where x = 0 for write and x = 1 for read)
	I2C4_SCL pin	Input/output	PC6 pin: clock line is used in open-drain pull-up mode.
	I2C4_SDA pin	Input/output	PC7 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull no pull-up, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.

Table 101. STM32G47xxx/48xxx configuration in system memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, n pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, n pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 47.2 Bootloader selection


The figures below show the bootloader selection mechanism.

**Figure 58. Bootloader selection for STM32G47xxx/48xxx**



MS51432V1

Figure 59. Dual bank boot implementation for STM32G47xxx/48xxx bootloader V13.x



### 47.3 Bootloader version

Table 102. STM32G47xxx/48xxx bootloader version

Version number	Description	Known limitations
V13.3 (0xD3)	Initial bootloader version	Boot from bank2 is not working

**Table 102. STM32G47xxx/48xxx bootloader version (continued)**

Version number	Description	Known limitations
V13.4 (0xD4)	Fix V13.3 limitations	CCSRAM/ENGI not supported
V13.5 (0xD5)	– Fix V13.4 limitations – Add CCSRAM/ENGI support	None

## 48 STM32G491xx/4A1xx devices bootloader

### 48.1 Bootloader configuration

The STM32G491xx/4A1xx bootloader is activated by applying Pattern 15 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 103. STM32G491xx/4A1xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 72 MHz (using the PLL clocked by HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
	RAM	-	16 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
Securable memory area	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
USART2 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 103. STM32G491xx/4A1xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101111x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PC4 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PA8 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101111x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC8 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull no pull-up, pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.


Table 103. STM32G491xx/4A1xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, n pull-down mode.
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, n pull-down mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

1. SPI Tx (MISO) is handled by DMA. On the bootloader start-up after SPI initialization, as soon as bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line is set to 3.3 V.

## 48.2 Bootloader selection

Figure 60. Bootloader selection for STM32G491xx/4A1xx



MS51432V1

## 48.3 Bootloader version

Table 104. STM32G491xx/4A1xx bootloader version

Version number	Description	Known limitations
V13.2	Initial bootloader version	None

## 49 STM32H503xx devices bootloader

### 49.1 Bootloader configuration

The STM32H503xx bootloader is activated by applying Pattern 17 (described in [Table 2](#)). [Table 105](#) shows the hardware resources used by this bootloader.

**Table 105. STM32H503xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 160 MHz (using PLL clocked by the HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes starting from address 0x24000000 are used by the bootloader firmware
USART1 bootloader	System memory	-	35 Kbytes starting from address 0x0BF87000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Set as Input until USART1 is detected.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA15 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2_TX pin	Output	PA5 pin: USART2 in transmission mode. Set as Input until USART2 is detected.
	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PA3 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
USART3 bootloader	USART3_TX pin	Output	PA4 pin: USART3 in transmission mode. Set as Input until USART3 is detected.

**Table 105. STM32H503xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C2 bootloader	I2C2	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100111x, where x = 0 for write and x = 1 for read
	I2C2_SCL pin	Input/output	PB3 pin: clock line is used in open-drain, pull up mode.
	I2C2_SDA pin	Input/output	PB4 pin: data line is used in open-drain, pull up mode.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull mode.
	SPI1_MISO pin	Output	PA0 pin: slave data output line, used in push-pull, no pull mode.
	SPI1_SCK pin	Input	PA8 pin: Slave clock line, used in push-pull, no pull mode.
	SPI1_NSS pin	Input	PB8 pin: slave chip select pin used in push-pull, no pull mode.
SPI2 bootloader	SPI2_MOSI pin	Input	PB1 pin: slave data input line, used in push-pull no pull mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, no pull mode.
	SPI2_SCK pin	Input	PB10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3_MOSI pin	Input	PC12 pin: slave data input line, used in push-pull no pull mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PD2 pin: slave chip select pin used in push-pull, no pull mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

**Table 105. STM32H503xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required
FDCAN bootloader	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: – Connection bit rate 250 kbit/s – Data bit rate 1000 kbit/s – FrameFormat = FDCAN_FRAME_FD_BRS – Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE – TransmitPause = DISABLE – ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PB5 pin: FDCAN1 in reception mode. Used in alternate push-pull, no pull mode.
	FDCAN1_Tx pin	Output	PB15 pin: FDCAN1 in transmission mode. Used in alternate push-pull, no pull mode.
I3C bootloader	I3C	Enabled	– mode: target mode – Aval timing:0x4E – DMA Reg RX: disabled – DMA Req TX: Disabled – Status FIFO: Disabled – DMA Req status: Disabled – DMA Req control: Disabled – IBI: Enabled – Additional data after IBI Acked: 1 byte – IBI configuration: Mandatory Data Byte (MDB) – All IT disabled except RXFNE (Receive FIFO Interrupt) o The RXFNE interruption is disabled after SYNC byte detection by the bootloader.
	I3C1_SCL pin	Input/output	PB6 pin: I3C1 in transmission mode. Used in alternate push-pull, no pull mode.
	I3C1_SDA pin		PB7 pin: I3C1 in transmission mode. Used in alternate push-pull, no pull mode.

**Table 106. STM32H503xx special commands**


Special commands supported (USART/I2C/SPI/FDCAN/I3C) Opcode - 0x50							
Function	Sub- Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent (MSB first)	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
Change Product state	0x01	0x4	Product state targeted Ex: 0x00000017	0x0	NA	0x1	0x0
Reset	0x02	0x4	0x0	0x0	NA	0x1	0x0

**Note:** *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- No Opcode is used, Sub-Opcode is used directly
- Sub-Opcode is treated in a single byte and not two bytes
- Data is sent on USB frame byte per byte (LSB first). No need to add number of data to be transmitted
- Returned data and status is formatted on the USB native protocol

## 49.2 Bootloader selection

Figure 61. Bootloader V14 selection for STM32H503xx



## 49.3 Bootloader version

Table 107. STM32H503xx bootloader version

Version number	Description	Known limitations
V14.1	Initial bootloader version	Bootloader crash when jumping to it with (HiDe Protection Level = 3 + product state ≥ Provisioned)

## 50 STM32H563xx/573xx devices bootloader

### 50.1 Bootloader configuration

The STM32H563xx/573xx bootloader is activated by applying Pattern 17 (described in [Table 2](#)). [Table 108](#) shows the hardware resources used by this bootloader.

**Table 108. STM32H563xx/573xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 160 MHz (using PLL clocked by the HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
USART1 bootloader	System memory	-	35 Kbytes starting from address 0x0BF97000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Set as Input until USART1 is detected.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Set as Input until USART2 is detected.
	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PD9 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
USART3 bootloader	USART3_TX pin	Output	PD8 pin: USART3 in transmission mode. Set as Input until USART3 is detected.

**Table 108. STM32H563xx/573xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100101x, where x = 0 for write and x = 1 for read
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain, pull up mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain, pull up mode.
I2C4 bootloader	I2C4	Enabled	The I2C4 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100101x, where x = 0 for write and x = 1 for read
	I2C4_SCL pin	Input/output	PD12 pin: clock line is used in open-drain, pull up mode.
	I2C4_SDA pin	Input/output	PD13 pin: data line is used in open-drain, pull up mode.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode.
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, no pull mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.
SPI2 bootloader	SPI2_MOSI pin	Input	PC1 pin: slave data input line, used in push, pull no pull mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, no pull mode.
	SPI2_SCK pin	Input	PB10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3_MOSI pin	Input	PC12 pin: slave data input line, used in push-pull no pull mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, no pull mode.

Table 108. STM32H563xx/573xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required
FDCAN bootloader	FDCAN2	Enabled	Once initialized the FDCAN2 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN2_Rx pin	Input	PB5 pin: FDCAN2 in reception mode. Used in alternate push-pull, no pull mode.
	FDCAN2_Tx pin	Output	PB13 pin: FDCAN2 in transmission mode. Used in alternate push-pull, no pull mode.

**Table 108. STM32H563xx/573xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I3C bootloader	I3C	Enabled	<ul style="list-style-type: none"> <li>- mode: target mode</li> <li>- Aval timing:0x4E</li> <li>- DMA Reg RX: disabled</li> <li>- DMA Req TX: Disabled</li> <li>- Status FIFO: Disabled</li> <li>- DMA Req status: Disabled</li> <li>- DMA Req control: Disabled</li> <li>- IBI: Enabled</li> <li>- Additional data after IBI Acked: 1 byte</li> <li>- IBI configuration: Mandatory Data Byte (MDB)</li> <li>- All IT disabled except RXFNE (Receive FIFO Interrupt) <ul style="list-style-type: none"> <li>o The RXFNE interruption is disabled after SYNC byte detection by the bootloader.</li> </ul> </li> </ul>
	I3C1_SCL pin		PB6 pin: I3C1 in transmission mode. Used in alternate push-pull, no pull mode.
	I3C1_SDA pin		PB7 pin: I3C1 in transmission mode. Used in alternate push-pull, no pull mode.

**Table 109. STM32H563xx/573xx special commands**

Special commands supported (USART/I2C/SPI/FDCAN/I3C) Opcode - 0x50							
Function	Sub-Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent (MSB first)	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
Change Product state	0x01	0x4	Product state targeted Ex: 0x000000017	0x0	NA	0x1	0x0
Reset	0x02	0x4	0x0	0x0	NA	0x1	0x0
Data Provisioning Only when BL is on HDPL = 1	0x83	0x4	RAM address where Data to provision is written	0x0 - if success 0x1 - if fail	NA - if success Error code - if fail	0x1	0x0


**Note:** *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- No Opcode is used, Sub-Opcode is used directly
- Sub-Opcode is treated in a single byte and not two bytes
- Data is sent on USB frame byte per byte (LSB first). No need to add number of data to be transmitted
- Returned data and status is formatted on the USB native protocol

## 50.2 Bootloader selection

*Figure 62* shows the bootloader selection mechanism.

**Figure 62. Bootloader V14 selection for STM32H563xx/573xx**



## 50.3 Bootloader version

Table 110. STM32H563xx/573xx bootloader version

Version number	Description	Known limitations
V14.5	Fix known limitations <sup>(1)</sup>	None
V14.4	<ul style="list-style-type: none"> <li>– Fix known limitations</li> <li>– Change BL system clock from 160 to 200 MHz</li> </ul>	EEPROM sector erase not working on 1 Mbyte devices.
V14.3	Initial bootloader version	Bootloader crash when jumping to it with the following condition (TrustZone® enabled + HiDe Protection = 3 + Product state ≥ Provisioned)

1. Only on 1 Mbytes devices.

A standalone EraseEEPROM function is added on the system memory at address 0x0BF9 F500. When an erase sector is needed:

1. Write at RAM address 0x2000 4000 (LSB to MSB)
  - a) Byte0: number of sectors to erase (N)
  - b) Byte1 to N (every byte contains the sector number, that is, 0 to 7 for Bank1, 8 to 15 for Bank2)
  - c) Example: to erase sector 3, 4, and 13, write 0x0303 040D at address 0x20004000.
2. After the erase, go back to the bootloader.
3. To continue using the bootloader, a reconnect is needed.

## 51 STM32H72xxx/73xxx devices bootloader

### 51.1 Bootloader configuration

The STM32H72xxx/73xxx bootloader is activated by applying Pattern 10 (described in [Table 2](#)). [Table 111](#) shows the hardware resources used by this bootloader.

**Table 111. STM32H72xxx/73xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 66 MHz (using PLL clocked by the HSI)
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes, starting from address 0x24000000 are used by the bootloader firmware
	System memory	-	128 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware. The bootloader start address is 0x1FF09800
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to Voltage Range 3. Bootloader SW is writing to the PWR_CR3 register using 4 bytes, which is locking this register. Only Power off/on will unlock it. This is fixed on the BL with 0x93 version.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode. Set as Input until USART1 is detected on the BL version 0x93.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode. Set as Input until USART2 is detected on the BL version 0x93.

**Table 111. STM32H72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader (on PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-down mode. Set as Input until USART3 is detected on the BL version 0x93.
USART3 bootloader (on PD8/PD9)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PD9 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
	USART3_TX pin	Output	PD8 pin: USART3 in transmission mode. Used in alternate push-pull, pull-down mode. Set as Input until USART3 is detected on the BL version 0x93.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101011x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101011x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.

**Table 111. STM32H72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode.
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, no pull mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data input line, used in push-pull no pull mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, no pull mode.

**Table 111. STM32H72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data input line, used in push-pull pull-down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, pull-down mode.
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, pull-dpwn mode.
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, pull-up mode. Note: This IO can be tied to GND if the SPI master does not use it
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
FDCAN bootloader (on PH13/PH14)	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PH14 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-down mode.
	FDCAN1_Tx pin	Output	PH13 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-down mode.


**Table 111. STM32H72xxx/73xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
FDCAN bootloader (on PD1/PD0)	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PDO pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-down mode.
	FDCAN1_Tx pin	Output	PD1 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-down mode.

## 51.2 Bootloader selection

*Figure 63* shows the bootloader selection mechanism.

**Figure 63. Bootloader V9.0 selection for STM32H72xxx/73xxx**



MS54027V2

## 51.3 Bootloader version

*Table 114* lists the STM32H72xxx/73xxx devices bootloader versions.

**Table 112. STM32H72xxx/73xxx bootloader version**

Version number	Description	Known limitations
V9.1	Initial bootloader version	<ul style="list-style-type: none"> <li>– TCM_AXI OB cannot be modified using all BL interfaces</li> <li>– String returned describing the memory size when using USB is wrong</li> </ul>
V9.2	Fix all issues of previous release	<ul style="list-style-type: none"> <li>– Crash loop when booting on the BL, setting RDP to Level1, doing a reset or power on/off and the USB cable is plugged.</li> <li>– BL is not working in RDP Level1 when TCM_AXI_SHARED option byte is not “0”. Value of this OB must be set to “0” before going to RDP L1.</li> <li>– Bootloader SW is writing to the PWR_CR3 register using 4 bytes, which is locking this register. Only Power off/on will unlock it.</li> </ul>
V9.3	<ul style="list-style-type: none"> <li>– Fix all issues of previous release.</li> <li>– Modify USART TX from push pull mode in the previous versions to input.</li> </ul>	None

## 52 STM32H74xxx/75xxx devices bootloader

### 52.1 Bootloader configuration

The STM32H74xxx/75xxx bootloader is activated by applying Pattern 10 (described in [Table 2](#)). [Table 113](#) shows the hardware resources used by this bootloader.

**Table 113. STM32H74xxx/75xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 64 MHz using the HSI. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interface is selected.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
		-	Clock used for the FDCAN is fixed to 20 MHz and is derived from PLLQ
	RAM	-	16 Kbytes, starting from address 0x20000000, and 208 Kbytes (reduced to 20 Kbytes in V9.1 version) starting from address 0x24000000 are used by the bootloader firmware
	System memory	-	122 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware. The bootloader start address is 0x1FF09800
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader (on PA9/PA10)	Power	-	Voltage is set to Range 3. Bootloader software writes to the PWR_CR3 register using 4 bytes, which locks this register. Only Power off/on unlocks it. This is fixed on the bootloader with 0x91 version.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode. Set as input until USART1 is detected on the bootloader version 0x91.

**Table 113. STM32H74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader (on PB14/PB15)	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PB15 pin: USART1 in reception mode. Used in input pull-up mode.
	USART1_TX pin	Output	PB14 pin: USART1 in transmission mode. Used in input pull-up mode. Set as input until USART2 is detected on the bootloader version 0x91.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, no pull mode. Used in alternate push-pull, no pull mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, no pull mode. Set as input until USART3 is detected on the bootloader version 0x91.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in alternate push-pull, no pull mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in alternate push-pull, no pull mode. Set as input until USART3 is detected on the bootloader version 0x91.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001110x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001110x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.

**Table 113. STM32H74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001110x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode.
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, no pull mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data input line, used in push-pull, no pull mode.
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, no pull mode.
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, no pull mode.
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, no pull mode.

**Table 113. STM32H74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, no pull mode.
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, no pull mode.
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, no pull mode.
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, no pull mode.
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, no pull mode.
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, no pull mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

**Table 113. STM32H74xxx/75xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
FDCAN bootloader	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PH14 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	FDCAN1_Tx pin	Output	PH13 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-up mode.


**Note:** *To connect to the bootloader USART1 using PB14/PB15 pins, user must send two synchronization bytes. Baudrate is limited to 115200.*

*DFU mode does not support USBREGEN mode. If STM32 is powered by 1.8 V source, it is not possible to use the BL DFU unless 3.3 V is provided*

## 52.2 Bootloader selection

*Figure 64* shows the bootloader selection mechanism.

**Figure 64. Bootloader V9.x selection for STM32H74xxx/75xxx**



MSv45966V4

## 52.3 Bootloader version

*Table 114* lists the STM32H74xxx/75xxx devices bootloader versions.

**Table 114. STM32H74xxx/75xxx bootloader version**

Version number	Description	Known limitations
V13.2 (0xD2)	Initial bootloader version	<ul style="list-style-type: none"> <li>– “Go” Command is not working</li> <li>– USART2 connection is not working</li> <li>– SPI1 connection is not working</li> <li>– Mass erase is not working well on I2C (only Bank2 is erased in this command)</li> </ul>
V13.3 (0xD3)	<ul style="list-style-type: none"> <li>– Switch USB clock input from HSE to HSI48 with CRS</li> <li>– Fix known limitations on the V13.2</li> </ul>	<ul style="list-style-type: none"> <li>– Bank erase is not working on USART/SPI and I2C</li> <li>– DFU bootloader mass-erase not working</li> </ul>
V9.0 (0x90)	<ul style="list-style-type: none"> <li>– Add support of FDCAN interface</li> <li>– Fix V13.3 limitations</li> <li>– V9.0 is the latest version in production and replaces V13.2 and V13.3</li> </ul>	<ul style="list-style-type: none"> <li>– First ACK not received on “Go” Command when using USART or SPI</li> <li>– On the FDCAN write memory, write of data with length &gt; 63 bytes fails</li> <li>– If PB15 is set to GND, user cannot connect to BL interfaces. Only the USB is able to connect as it uses interrupt for detection. PB15 must not be pulled down if USART1 on PB14/PB15 is not used</li> <li>– Jump issue on some application. Application stack pointer must be lower than (RAM end @ - 16 bytes) to guarantee it is working</li> <li>– Additional reset needed after power off/on to enable connection to the BL interfaces. As a workaround user can add a pull up on PA11 pin.</li> <li>– Cannot program the "CM4_BOOT_ADDx" option byte using BL in dual core case</li> <li>– FDCAN Get version command is giving a bad FDCAN protocol version (0x11). It must be 0 x10 (V1.0)</li> <li>– SRAM1/SRAM2/SRAM3 (0x30000000-0x30047FFF) and ITCM memories not accessible by the BL</li> <li>– Number of supported commands is wrong (13 instead of 11)</li> </ul>
V9.1 (0x91)	Fix V9.0 limitations <ul style="list-style-type: none"> <li>– Fix the configuration of PWR control register CR3. Bootloader is no more blocking the change of PWR source</li> <li>– Adjust USB, I<sup>2</sup>C erase and program timings and fix them</li> <li>– Fix FDCAN version from V1.0 to V1.1</li> <li>– Fix write issue when using FDCAN</li> <li>– Fix missing PCROP disable in RDP level regression</li> <li>– Update option byte support to handle all possible use cases</li> </ul>	<ul style="list-style-type: none"> <li>– If PB15 is set to GND, user will not be able to connect to BL interfaces</li> <li>– SRAM1/SRAM2/SRAM3 (0x30000000-0x30047FFF) and ITCM memories not accessible by the BL</li> </ul>

## 53 STM32H7A3xx/B3xx devices bootloader

### 53.1 Bootloader configuration

The STM32H7A3xx/7B3xx bootloader is activated by applying Pattern 10 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 115. STM32H7A3xx/7B3xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 64 MHz using the HSI.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz
		-	Clock used for the FDCAN is fixed to 20 MHz and is derived from PLLQ
	RAM	-	16 Kbytes, starting from address 0x24000000 are used by the bootloader firmware
	System memory	-	128 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware. The bootloader start address is 0x1FF0A000
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode. Set as Input until USART1 is detected on the bootloader version 0x92.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode. Set as Input until USART2 is detected on the bootloader version 0x92.

**Table 115. STM32H7A3xx/7B3xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART3 bootloader on (PB10/PB11)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-down mode. Set as Input until USART3 is detected on the bootloader version 0x92.
USART3 bootloader on (PD8/PD9)	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PD9 pin: USART3 in reception mode. Used in alternate push-pull, pull-down mode.
	USART3_TX pin	Output	PD8 pin: USART3 in transmission mode. Used in alternate push-pull, pull-down mode. Set as Input until USART3 is detected on the bootloader version 0x92.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010111x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010111x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.

**Table 115. STM32H7A3xx/7B3xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull-up no pull-down mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull-up no pull-down mode.
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull no pull-up, no pull-up no pull-down mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: slave data Input line, used in push-pull, no pull mode.
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, no pull mode.
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in push-pull, no pull mode.
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, no pull mode.

**Table 115. STM32H7A3xx/7B3xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI4 bootloader	SPI4	Enabled	The SPI4 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data Input line, used in push-pull, no pull up, no pull down mode
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, no pull up, no pull down mode.
	SPI4_SCK pin	Input	PE12 pin: Slave clock line, used in push-pull, no pull up, no pull down mode.
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, no pull up, no pull down mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
FDCAN bootloader on (PH13/PH14)	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PH14 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-down mode.
	FDCAN1_Tx pin	Output	PH13 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-down mode.


**Table 115. STM32H7A3xx/7B3xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
FDCAN bootloader on (PD1/PD0)	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PDO pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-down mode.
	FDCAN1_Tx pin	Output	PD1 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-down mode.

## 53.2 Bootloader selection

*Figure 64* shows the bootloader selection mechanism.

**Figure 65. Bootloader V9.x selection for STM32H7A3xx/7B3xx**



MSv45966V4

### 53.3 Bootloader version

*Table 114* lists the STM32H7A3xx/7B3xx devices bootloader versions.

**Table 116. STM32H7A3xx/7B3xx bootloader version**

Version number	Description	Known limitations
V9.0	Initial bootloader version	<ul style="list-style-type: none"> <li>– String returned describing the flash memory size when using USB is wrong (expected value 256 x 8 KB, but returns 256 x 2 KB)</li> <li>– OTP memory is not supported by the bootloader</li> </ul>
V9.1	Fixes all issues of previous release.	<ul style="list-style-type: none"> <li>– Crash loop when booting on the bootloader, setting RDP to Level1, doing a reset or power on/off and the USB cable is plugged.</li> <li>– Bootloader software is writing to the PWR_CR3 register using four bytes, which is locking this register. Only Power off/on unlocks it</li> </ul>
V9.2	<ul style="list-style-type: none"> <li>– Fix all issues of previous release</li> <li>– Modify USART TX from push pull mode in the previous versions to input.</li> </ul>	None

## 54 STM32L01xxx/02xxx devices bootloader

### 54.1 Bootloader configuration

The STM32L01xxx/02xxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 117](#) shows the hardware resources used by this bootloader.

**Table 117. STM32L01xxx/02xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 32 MHz with HSI 16 MHz as clock source.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	4 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART2 bootloader (on PA9/PA10)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA10 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA9 pin: USART2 in transmission mode. Used in input pull-up
USART2 bootloader (on PA2/PA3)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART2 bootloader	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

Table 117. STM32L01xxx/02xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader (for all device packages except TSSOP14)	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI1 bootloader (only for devices on TSSOP14 package)	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA14 pin: slave data output line, used in push-pull, pull-down mode. <b>Note:</b> This IO is also used as SWCLK for debug interface, as a consequence debugger cannot connect to the device in "on-the-fly" mode when the bootloader is running.
	SPI1_SCK pin	Input	PA13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> NSS pin synchronization is required on bootloader with SPI1 interface for devices on TSSOP14 package.


The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

**Note:** *Due to empty check mechanism present on this product, it is not possible to jump from user code to system bootloader. Such jump results in a jump back to user flash memory space. But if the first 4 bytes of user flash memory (at 0x0800 0000) are empty at the moment of the jump (i.e. erase first sector before jump or execute code from SRAM while flash is empty), then system bootloader is executed when jumped to.*

## 54.2 Bootloader selection

The [Table 66](#) shows the bootloader selection mechanism.

**Figure 66. Bootloader selection for STM32L01xxx/02xxx**



## 54.3 Bootloader version

The following table lists the STM32L01xxx/02xxx devices bootloader versions.

**Table 118. STM32L01xxx/02xxx bootloader versions**

Version number	Description	Known limitations
V12.2	Initial bootloader version	Bootloader not functional with SPI1 interface for devices on TSSOP14 package.
V12.3	This bootloader is an updated version of bootloader V12.2. This new version add support of SPI interface for devices on TSSOP14 package.	For the SPI1 interface for devices in TSSOP14, a falling edge on NSS pin is required before staring communication, to properly synchronize the SPI interface. If the NSS pin is grounded (all time from device reset) the SPI communication is not synchronized and bootloader does not work properly with the SPI interface.

## 55 STM32L031xx/041xx devices bootloader

### 55.1 Bootloader configuration

The STM32L031xx/041xx bootloader is activated by applying Pattern 2 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 119. STM32L031xx/041xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 32 MHz with HSI 16 MHz as clock source.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	4 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART2 bootloader (on PA9/PA10)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA10 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA9 pin: USART2 in transmission mode. Used in input pull-up mode.
USART2 bootloader (on PA2/PA3)	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART2 bootloader	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

Table 119. STM32L031xx/041xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.


The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

The bootloader Read/Write commands do not support SRAM space for this product.

## 55.2 Bootloader selection

*Figure 67* shows the bootloader selection mechanism.

**Figure 67. Bootloader selection for STM32L031xx/041xx**



## 55.3 Bootloader version

*Table 120* lists the STM32L031xx/041xx devices bootloader versions.

**Table 120. STM32L031xx/041xx bootloader versions**

Version number	Description	Known limitations
V12.0	Initial bootloader version	None

## 56 STM32L05xxx/06xxx devices bootloader

### 56.1 Bootloader configuration

The STM32L05xxx/06xxx bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 121. STM32L05xxx/06xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 32 MHz with HSI 16 MHz as clock source.
	Power	-	Voltage range is set to Voltage Range 1.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	4 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

**Table 121. STM32L05xxx/06xxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.

The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

## 56.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 68. Bootloader selection for STM32L05xxx/06xxx**



## 56.3 Bootloader version

The following table lists the STM32L05xxx/06xxx devices bootloader versions:

**Table 122. STM32L05xxx/06xxx bootloader versions**

Version number	Description	Known limitations
V12.0	Initial bootloader version	PA13 set in alternate push-pull pull-up mode and PA14 set in alternate pull-up pull-down mode even if not used

## 57 STM32L07xxx/08xxx devices bootloader

Two bootloader versions are available on STM32L07xxx/08xxx devices:

- V4.x supporting USART1, USART2, USART2, and DFU (USB FS device).  
This version is embedded in STM32L072xx/73xx and STM32L082xx/83xx devices.
- V11.x supporting USART1, USART2, I2C1, I2C2, SPI1 and SPI2.  
This version is embedded in other STM32L071xx/081xx devices.

### 57.1 Bootloader V4.x

#### 57.1.1 Bootloader configuration

The STM32L07xxx/08xxx bootloader is activated by applying Pattern 2 or Pattern 7 when dual bank boot feature is available (described in [Table 2](#)). [Table 123](#) shows the hardware resources used by this bootloader.

**Table 123. STM32L07xxx/08xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 32 MHz with HSI 16 MHz as clock source.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 123. STM32L07xxx/08xxx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USARTTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTTx bootloaders.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11 pin: USB FS DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB FS DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required.


The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

### 57.1.2 Bootloader selection

*Figure 69* and *Figure 70* show the bootloader selection mechanism.

**Figure 69. Dual bank boot implementation for STM32L07xxx/08xxx bootloader V4.x**



**Figure 70. Bootloader V4.x selection for STM32L07xxx/08xxx**

### 57.1.3 Bootloader version

[Table 124](#) lists the STM32L07xxx/08xxx devices bootloader versions.

**Table 124. STM32L07xxx/08xxx bootloader versions**

Version number	Description	Known limitations
V4.0	Initial bootloader version	PA4, PA5, PA6 and PA7 IOs are configured in pull-down mode despite not used by bootloader
V4.1	This bootloader is an updated version of bootloader V4.0. This new version implements the Dual Bank Boot feature.	PA4, PA5, PA6 and PA7 IOs are configured in pull-down mode despite not used by bootloader

## 57.2 Bootloader V11.x

### 57.2.1 Bootloader configuration

The STM32L07xxx/08xxx bootloader is activated by applying Pattern 2 or Pattern 7 when dual bank boot feature is available (see in [Table 2](#)). [Table 125](#) shows the hardware resources used by this bootloader.

**Table 125. STM32L07xxx/08xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 32 MHz with HSI 16 MHz as clock source.
	RAM	-	5 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes, starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

Table 125. STM32L07xxx/08xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000010x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: I2C1 clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: I2C1 data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000010x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: I2C2 clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: I2C2 data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

Table 125. STM32L07xxx/08xxx configuration in system memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.


The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

### 57.2.2 Bootloader selection

*Figure 71* and *Figure 72* show the bootloader selection mechanism.

**Figure 71. Dual bank boot implementation for STM32L07xxx/08xxx bootloader V11.x**



**Figure 72. Bootloader V11.x selection for STM32L07xxx/08xxx**

### 57.2.3 Bootloader version

The following table lists the STM32L07xxx/08xxx devices bootloader versions:

**Table 126. STM32L07xxx/08xxx bootloader V11.x versions**

Version number	Description	Known limitations
V11.1	Initial bootloader version	None
V11.2	This bootloader is an updated version of bootloader V11.1. This new version implements the Dual Bank Boot feature.	None

## 58 STM32L1xxx6(8/B)A devices bootloader

### 58.1 Bootloader configuration

The STM32L1xxx6(8/B)A bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 127. STM32L1xxx6(8/B)A configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	4 Kbytes, starting from address 0x1FF00000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external . No external quartz is required for the bootloader execution.

## 58.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 73. Bootloader selection for STM32L1xxx6(8/B)A devices**



## 58.3 Bootloader version

The following table lists the STM32L1xxx6(8/B)A devices bootloader versions:

**Table 128. STM32L1xxx6(8/B)A bootloader versions**

Version number	Description	Known limitations
V2.0	Initial bootloader version	When a Read Memory or Write Memory command is issued with an unsupported memory address and a correct address checksum (i.e. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (the number of bytes to be read/written and its checksum) are considered as a new command and its checksum. <sup>(1)</sup>

1. If the “number of data - 1” (N-1) to be read/written is not equal to a valid command code, the limitation is not perceived from the host, as the command is NACKed anyway (as an unsupported new command).

## 59 STM32L1xxx6(8/B) devices bootloader

### 59.1 Bootloader configuration

The STM32L1xxx6(8/B) bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 129. STM32L1xxx6(8/B) configuration in system memory boot mode**


Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz.
	RAM	-	2 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	4 Kbytes, starting from address 0x1FF00000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external . No external quartz is required for the bootloader execution.

## 59.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 74. Bootloader selection for STM32L1xxx6(8/B) devices**



## 59.3 Bootloader version

The following table lists the STM32L1xxx6(8/B) devices bootloader versions:

**Table 130. STM32L1xxx6(8/B) bootloader versions**

Version number	Description	Known limitations
V2.0	Initial bootloader version	<ul style="list-style-type: none"> <li>When a Read Memory or Write Memory command is issued with an unsupported memory address and a correct address checksum (i.e. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (the number of bytes to be read/written and its checksum) are considered as a new command and its checksum.<sup>(1)</sup></li> <li>PA13/14/15 is configured in alternate push-pull (PA14 in pull-down) even if not used.</li> </ul>

1. If the “number of data - 1” (N-1) to be read/written is not equal to a valid command code, the limitation is not perceived from the host, as the command is NACKed anyway (as an unsupported new command).

## 60 STM32L1xxxC devices bootloader

### 60.1 Bootloader configuration

The STM32L1xxxC bootloader is activated by applying Pattern 1 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 131. STM32L1xxxC configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USARTx bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The external clock is mandatory only for the DFU bootloader and must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates a system reset.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FF00000 contains the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog resets (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	Voltage range is set to Voltage Range 1.
	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity and 1 stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 131. STM32L1xxxC configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is 8 bits, even parity and 1 stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for the USARTx bootloader.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode.

The system clock is derived from the embedded internal high-speed RC for the USARTx bootloader. This internal clock is also used for DFU bootloader, but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for the execution of the DFU bootloader after the selection phase.

## 60.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

Figure 75. Bootloader selection for STM32L1xxxC devices



MS35008V1

## 60.3 Bootloader version

The following table lists the STM32L1xxxC devices bootloader versions.

**Table 132. STM32L1xxxC bootloader versions**

Version number	Description	Known limitations
V4.0	Initial bootloader version	For the USART interface, two consecutive NACKs instead of 1 NACK are sent when a Read Memory or Write Memory command is sent and the RDP level is active. PA13/14/15 configured in alternate push-pull pull (PA14 in pull-down) even if not used

## 61 STM32L1xxxD devices bootloader

### 61.1 Bootloader configuration

The STM32L1xxxD bootloader is activated by applying Pattern 4 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 133. STM32L1xxxD configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USARTx bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The external clock is mandatory only for DFU bootloader and it must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FF00000 contains the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 133. STM32L1xxxD configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU bootloader, but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for DFU bootloader execution after the selection phase.

## 61.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 76. Bootloader selection for STM32L1xxxD devices**



MS35009V2

## 61.3 Bootloader version

The following table lists the STM32L1xxxD devices bootloader versions:

**Table 134. STM32L1xxxD bootloader versions**

Version number	Description	Known limitations
V4.1	Initial bootloader version	<ul style="list-style-type: none"> <li>– In the bootloader code the PA13 (JTMS/SWDIO) I/O output speed is configured to 400 kHz, as a consequence some debugger cannot connect to the device in Serial Wire mode when the bootloader is running.</li> <li>– When the DFU bootloader is selected, the RTC is reset and thus all RTC information (such as calendar, alarm) are lost including backup registers.</li> </ul> <p><b>Note:</b> When the USART bootloader is selected there is no change on the RTC configuration (including backup registers).</p>
V4.2	Fix V4.1 limitations (available on Rev.Z devices only)	<ul style="list-style-type: none"> <li>– Stack overflow by 8 bytes when jumping to Bank1/Bank2 if BFB2=0 or when Read Protection level is set to 2. Workaround: the user code must force in the startup file the top of stack address before to jump to the main program. This can be done in the “Reset_Handler” routine.</li> <li>– When the Stack of the user code is placed outside the SRAM (i.e. @ 0x2000C000) the bootloader cannot jump to that user code which is considered invalid. This might happen when using compilers which place the stack at a non-physical address at the top of the SRAM (i.e. @ 0x2000C000). Workaround: place manually the stack at a physical address.</li> </ul>
V4.5	Fix V4.2 limitations. DFU interface robustness enhancements (available on Rev.Y devices only).	<ul style="list-style-type: none"> <li>– For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.</li> </ul>

## 62 STM32L1xxxE devices bootloader

### 62.1 Bootloader configuration

The STM32L1xxxE bootloader is activated by applying Pattern 4 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 135. STM32L1xxxE configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USARTx bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The external clock is mandatory only for DFU bootloader and it must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
		-	The CSS interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	4 Kbytes, starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	8 Kbytes, starting from address 0x1FF00000 contains the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity, and one stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 135. STM32L1xxxE configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity, and one stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
DFU bootloader	USB	Enabled	USB used in FS mode
	USB_DM pin	Input/output	PA11: USB DM line.
	USB_DP pin		PA12: USB DP line.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU bootloader, but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for DFU bootloader execution after the selection phase.

## 62.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 77. Bootloader selection for STM32L1xxxE devices**



MS35034V3

## 62.3 Bootloader version

The following table lists the STM32L1xxxE devices bootloader versions:

**Table 136. STM32L1xxxE bootloader versions**

Version number	Description	Known limitations
V4.0	Initial bootloader version	For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active. PA13/14/15 configured in alternate push-pull pull (PA14 in pull-down) even if not used

## 63 STM32L412xx/422xx devices bootloader

### 63.1 Bootloader configuration

The STM32L412xx/422xx bootloader is activated by applying Pattern 16 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 137. STM32L412xx/422xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 72 MHz and for USART, I2C, SPI and USB bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.

Table 137. STM32L412xx/422xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010010x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010010x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1010010x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

Table 137. STM32L412xx/422xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz Polarity: CPOL low, CPHA low, NSS hardware
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode. <sup>(1)</sup>
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

1. SPI Tx (MISO) is handled by DMA. On the bootloader startup after SPI initialisation as soon as the bit DMATx enable on SPI CR2 register is set to 0x1, the MISO line will be set to 3.3 V.

**Note:** If VDDUSB pin is not connected to  $V_{DD}$ , SPI flash memory write operations may be corrupted due to voltage issue. For more details, refer to product's datasheet and errata sheet.

## 63.2 Bootloader selection

The figures below show the bootloader selection mechanism.

**Figure 78. Dual bank boot Implementation for STM32L412xx/422xx bootloader V9.x**





Figure 79.Bootloader V13.x selection for STM32L412xx/422xx



MS51432V1

### 63.3 Bootloader version

*Table 138* lists the STM32L412xx/422xx devices bootloader version.

**Table 138. STM32L412xx/422xx bootloader versions**

Version number	Description	Known limitations
V13.1	Initial bootloader version	<ul style="list-style-type: none"><li>– On connection phase, USART responds with two ACK bytes (0x79) instead of one.</li><li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access. <b>Workaround:</b> load a code snippet in SRAM using Bootloader interface, then jump to it, and that code writes PcROP value.</li></ul>

## 64 STM32L43xxx/44xxx devices bootloader

### 64.1 Bootloader configuration

The bootloader V9.1 version is updated to fix known limitations relative to USB-DFU interface, and is implemented on devices with version information ID equal to 0x10 (refer to [Table 140](#) for more details).

The STM32L43xxx/44xxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 139. STM32L43xxx/44xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART, I2C, SPI and USB bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
		HSE enabled	The HSE is used only when the CAN interface is selected. The HSE must have one of the following values [24,20,18,16,12,9,8,6,4] MHz.
		-	The CSS interrupt is enabled when HSE is enabled. Any failure (or removal) of the external clock generates system reset
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 139. STM32L43xxx/44xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001000x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001000x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001000x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

**Table 139. STM32L43xxx/44xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz Polarity: CPOL low, CPHA low, NSS hardware
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11 -bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
	TIM16	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

Table 139. STM32L43xxx/44xxx configuration in system memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

**Note:** *If VDDUSB pin is not connected to  $V_{DD}$ , SPI flash memory write operations may be corrupted due to voltage issue. For more details, refer to product's datasheet and errata sheet.*

## 64.2 Bootloader selection


The figures below show the bootloader selection mechanism.

**Figure 80. Dual bank boot Implementation for STM32L3x2xx/44xxx bootloader V9.x**



MS35021V1

Figure 81. Bootloader V9.x selection for STM32L43xxx/44xxx



## 64.3 Bootloader version

*Table 140* lists the STM32L43xxx/44xxx devices bootloader versions.

**Table 140. STM32L43xxx/44xxx bootloader versions**

Version number	Description	Known limitations
V9.1	Initial bootloader version	<p>Check the Version Information ID of your STM32L43xxx/44xxx device, which can be read at 0x1FFF6FF2 address.</p> <p><b>Version Information ID equal to 0xFF:</b></p> <ul style="list-style-type: none"> <li>– For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. Workaround: if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size.</li> <li>– For the USB-DFU interface, the CRS (clock recovery system) is not correctly configured and this may lead to random USB communication errors (depending on temperature and voltage). In most case communication error will manifest by a "Stall" response to setup packets.</li> <li>– On the “Go” command, system bootloader de-init clears the RTCAPBEN bit in the RCC_APB1ENR register Workaround: manually call __HAL_RCC_RTC_CLK_ENABLE() in the software which sets the RTCAPBEN bit.</li> </ul> <p><b>Version Information ID equal to 0x10:</b> None</p> <ul style="list-style-type: none"> <li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access. <b>Workaround:</b> load a code snippet in SRAM using Bootloader interface then jump to it, and that code writes the PcROP value.</li> </ul>

**Table 140. STM32L43xxx/44xxx bootloader versions (continued)**

Version number	Description	Known limitations
V9.1 (continued)	Initial bootloader version (continued)	<ul style="list-style-type: none"> <li>- SPI write operation fail Limitation:           <ul style="list-style-type: none"> <li>a. During bootloader SPI write flash memory operation, some random 64-bits (2 double-words) may be left blank at 0xFF.</li> </ul> </li> <li><b>Root cause:</b> <ul style="list-style-type: none"> <li>a. Bootloader uses 64-bits cast write operation which is interrupted by SPI DMA and it leads to double access on same flash memory address and the 64-bits are not written.</li> </ul> </li> <li><b>Workarounds:</b> <ul style="list-style-type: none"> <li>a. WA1: add a delay between sending write command and its ACK request. Its duration must be the duration of the 256-Bytes flash memory write time.</li> <li>b. WA2: read back after write and in case of error start write again.</li> <li>c. WA3: Patch in RAM to write in flash memory that implements write memory without 64-bits cast. WA1 and WA3 are more efficient than WA2 in terms of total programming time.</li> </ul> </li> <li><b>How critical is the limitation:</b> <ul style="list-style-type: none"> <li>a. The limitation leads to a modification in customer SPI host software by adding 3-4 ms delay to each write operation.</li> <li>b. The delay is not waste because it is anyway the flash memory write period of time that host has to wait anyway (so instead of waiting by sending ACK requests, host will wait by delay).</li> <li>c. Limitation has been seen only on SPI and cannot impact USART/I2C/CAN</li> </ul> </li> <li>- If the RTC is used by application prior to booting (through a system reset) on system bootloader, it is possible that CAN interface does not work correctly (cannot establish connection) unless a power cycle is performed or RTC is reset by application before booting on System Bootloader</li> </ul>

## 65 STM32L45xxx/46xxx devices bootloader

### 65.1 Bootloader configuration

The STM32L45xxx/46xxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 141. STM32L45xxx/46xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 72 MHz and for USART, I2C, SPI and USB bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI48 48 MHz.
		HSE enabled	The system clock frequency is 60 MHz. The HSE is used only when the CAN interface is selected. The HSE must have one of the following values [24,20,18,16,12,9,8,6,4] MHz.
		-	The CSS interrupt is enabled when HSE is enabled. Any failure (or removal) of the external clock generates system reset
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 141. STM32L45xxx/46xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001010x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001010x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001010x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

Table 141. STM32L45xxx/46xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11 -bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
	TIM16	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.

Table 141. STM32L45xxx/46xxx configuration in system memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin		PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin	Input/output	PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

**Note:** *If VDDUSB pin is not connected to  $V_{DD}$ , SPI flash memory write operations may be corrupted due to voltage issue. For more details, refer to product's datasheet and errata sheet.*

## 65.2 Bootloader selection


The figures below show the bootloader selection mechanism.

**Figure 82. Dual bank boot Implementation for STM32L45xxx/46xxx bootloader V9.x**



MS35021V1

Figure 83.Bootloader V9.x selection for STM32L45xxx/46xxx



MSv45964V1

## 65.3 Bootloader version

*Table 142* lists the STM32L45xxx/46xxx devices bootloader versions.

**Table 142. STM32L45xxx/46xxx bootloader versions**

Version number	Description	Known limitations
V9.2	Initial bootloader version	<ul style="list-style-type: none"> <li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access.  <b>Workaround:</b> load a code snippet in SRAM using Bootloader interface then jump to it, and that code writes the PcROP value.</li> <li>– SPI write operation fail limitation:           <ul style="list-style-type: none"> <li>a. During Bootloader SPI write flash memory operation, some random 64-bits (2 double-words) may be left blank at 0xFF.</li> </ul> <b>Root cause:</b> <ul style="list-style-type: none"> <li>a. Bootloader uses 64-bits cast write operation which is interrupted by SPI DMA and it leads to double access on same flash memory address and the 64-bits are not written</li> </ul> <b>Workarounds:</b> <ul style="list-style-type: none"> <li>a. WA1: add a delay between sending write command and its ACK request. Its duration must be the duration of the 256-Bytes flash memory write time.</li> <li>b. WA2: read back after write and in case of error start write again.</li> <li>c. WA3: Patch in RAM to write in flash memory that implements write memory without 64-bits cast. WA1 and WA3 are more efficient than WA2 in terms of total programming time</li> </ul> <b>How critical is the limitation:</b> <ul style="list-style-type: none"> <li>a. The limitation leads to a modification in customer SPI host software by adding 3-4 ms delay to each write operation.</li> <li>b. The delay is not waste because it is anyway the flash memory write period of time that host has to wait anyway (so instead of waiting by sending ACK requests, host will wait by delay).</li> <li>c. Limitation has been seen only on SPI and cannot impact USART/I2C/CAN.</li> </ul> </li> </ul>

## 66 STM32L47xxx/48xxx devices bootloader

Two bootloader versions are available on STM32L47xxx/48xxx:

- V10.x supporting USART, I2C and DFU (USB FS device).  
This version is embedded in STM32L47xxx/48xxx rev. 2 and rev. 3 devices.
- V9.x supporting USART, I2C, SPI, CAN and DFU (USB FS device).  
This version is embedded in STM32L47xxx/48xxx rev. 4 devices.

### 66.1 Bootloader V10.x

#### 66.1.1 Bootloader configuration

The STM32L47xxx/48xxx bootloader is activated by applying Pattern 7 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 143. STM32L47xxx/48xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 24 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the USB interface is selected and the LSE is not present. The HSE must have one of the following values [24,20,18,16,12,9,8,6,4] MHz.
		LSE enabled	The LSE is used to trim the MSI which is configured to 48 MHz as USB clock source. The LSE must be equal to 32,768 kHz. If the LSE is not detected, the HSE is used instead if USB is connected.
		MSI enabled	The MSI is configured to 48 MHz and is used as USB clock source. The MSI is used only if LSE is detected, otherwise, HSE is used if USB is connected.
		-	The CSS interrupt is enabled when LSE or HSE is enabled. Any failure (or removal) of the external clock generates system reset.
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.

**Table 143. STM32L47xxx/48xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address is 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

**Table 143. STM32L47xxx/48xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
	TIM17	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 24 MHz using PLL and HSE.

For USARTx and I2Cx bootloaders no external clock is required.

USB bootloader (DFU) requires either an LSE (low-speed external clock) or a HSE (high-speed external clock):

- In case, the LSE is present regardless the HSE presence, the MSI is configured and trimmed by the LSE to provide an accurate clock equal to 48 MHz which is the clock source of the USB. The system clock is kept clocked to 24 MHz by the HSI.
- In case, the HSE is present, the system clock and USB clock is configured respectively to 24 MHz and 48 MHz with HSE as clock source.

### 66.1.2 Bootloader selection

*Figure 84* and *Figure 85* show the bootloader selection mechanism.

**Figure 84. Dual bank boot implementation for STM32L47xxx/48xxx bootloader V10.x**





Figure 85.Bootloader V10.x selection for STM32L47xxx/48xxx



MSv38432V2

### 66.1.3 Bootloader version

The following table lists the STM32L47xxx/48xxx devices bootloader V10.x versions:

**Table 144. STM32L47xxx/48xxx bootloader V10.x versions**

Version number	Description	Known limitations
V10.1	Initial bootloader version	<p>For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. <b>Workaround:</b> if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size. Write in SRAM is corrupted.</p>
V10.2	Fix write in SRAM issue	<p>For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. <b>Workaround:</b> if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size.</p>
V10.3	Add support of MSI as USB clock source (MSI is trimmed by LSE). Update dual bank boot feature to support the case when user stack is mapped in SRAM2.	<ul style="list-style-type: none"> <li>– For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. <b>Workaround:</b> if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size.</li> <li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access. <b>Workaround:</b> load a code snippet in SRAM using Bootloader interface then jump to it, and that code writes the PcROP value.</li> </ul>

## 66.2 Bootloader V9.x

### 66.2.1 Bootloader configuration

The STM32L47xxx/48xxx bootloader is activated by applying Pattern 7 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 145. STM32L47xxx/48xxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 72 MHz and for USART and I2C bootloader operation.
		HSE enabled	The HSE is used only when the USB interface is selected and the LSE is not present. The HSE must have one of the following values [24,20,18,16,12,8,6,4] MHz. System is clocked at 72 MHz if USB is used or 60 MHz if CAN is used.
		LSE enabled	The LSE is used to trim the MSI which is configured to 48 MHz as USB clock source. The LSE must be equal to 32,768 kHz. If the LSE is not detected, the HSE is used instead if USB is connected.
		MSI enabled	The MSI is configured to 48 MHz and is used as USB clock source. The MSI is used only if LSE is detected, otherwise, HSE is used if USB is connected.
		CSS	The CSS interrupt is enabled when LSE or HSE is enabled. Any failure (or removal) of the external clock generates system reset.
	RAM	-	13 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART2 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART2 in transmission mode. Used in input no pull mode.

**Table 145. STM32L47xxx/48xxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 kHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1000011x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

Table 145. STM32L47xxx/48xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8 MHz, Polarity: CPOL low, CPHA low, NSS hardware
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11-bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11 pin: USB FS DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12 pin: USB FS DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required.


In case, the HSE is present, the system clock and USB clock is configured respectively to 72 MHz and 48 MHz with PLL (clocked by HSE) as a clock source.

**Note:** If VDDUSB pin is not connected to  $V_{DD}$ , SPI flash memory write operations may be corrupted due to voltage issue. For more details, refer to product's datasheet and errata sheet.


## 66.2.2 Bootloader selection

*Figure 86* and *Figure 87* show the bootloader selection mechanism.

**Figure 86. Dual bank boot implementation for STM32L47xxx/48xxx bootloader V9.x**



**Figure 87.Bootloader V9.x selection for STM32L47xxx/48xxx**



### 66.2.3 Bootloader version

The following table lists the STM32L47xxx/48xxx devices bootloader V9.x versions:

**Table 146. STM32L47xxx/48xxx bootloader V9.x versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version	<p>For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. <b>Workaround:</b> if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size. Write in SRAM is corrupted</p>
V9.1	Deprecated version (not used)	None
V9.2	Fix write in SRAM issue	<ul style="list-style-type: none"> <li>– For memory write operations using DFU interface: If the buffer size is larger than 256 bytes and not multiple of 8 bytes, the write memory operation result is corrupted. <b>Workaround:</b> if the file size is larger than 256 bytes, add byte padding to align it on 8-bytes multiple size.</li> <li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access. <b>Workaround:</b> load a code snippet in SRAM using Bootloader interface then jump to it, and that code writes the PcROP value.</li> </ul>

## 67 STM32L496xx/4A6xx devices bootloader

### 67.1 Bootloader configuration

The STM32L496xx/4A6xx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 147](#) shows the hardware resources used by this bootloader.

**Table 147. STM32L496xx/4A6xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 72 MHz and for USART, I2C and SPI bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI 48 MHz.
		HSE enabled	The HSE is used only when the CAN interface is selected . The HSE must have one of the following value [24,20,18,16,12,9,8,6,4] MHz.
		-	The CSS interrupt is enabled when HSE is enabled. Any failure (or removal) of the external clock generates system reset
	RAM	-	12 Kbytes, starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes, starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 147. STM32L496xx/4A6xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input no pull mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input no pull mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input no pull mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input no pull mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001100x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001100x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001100x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

Table 147. STM32L496xx/4A6xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

**Table 147. STM32L496xx/4A6xx configuration in system memory boot mode (continued)**


Bootloader	Feature/Peripheral	State	Comment
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is:Baudrate 125 kbps, 11 -bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
	TIM16	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.
DFU bootloader	USB	Enabled	USB OTG FS configured in forced device mode. USB OTG FS interrupt vector is enabled and used for USB DFU communications. Note: VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

**Note:** *If VDDUSB pin is not connected to  $V_{DD}$ , SPI flash memory write operations may be corrupted due to voltage issue. For more details, refer to product's datasheet and errata sheet.*

## 67.2 Bootloader selection


The figures below show the bootloader selection mechanism.

**Figure 88. Dual bank boot Implementation for STM32L496xx/4A6xx bootloader V9.x**



MS35021V1

Figure 89.Bootloader V9.x selection for STM32L496xx/4A6xx



MSv44808V1

## 67.3 Bootloader version

*Table 148* lists the STM32L496xx/4A6xx devices bootloader versions.

**Table 148. STM32L496xx/4A6xx bootloader version**

Version number	Description	Known limitations
V9.3	Initial bootloader version	<ul style="list-style-type: none"> <li>– The Bank Erase command is aborted by the bootloader device, and the NACK (0x1F) is sent to the host. Workaround: Perform Bank erase operation through page erase using the Erase command (0x44).</li> <li>– SPI write operation fail</li> </ul> <p><b>Limitation:</b></p> <ul style="list-style-type: none"> <li>a. During Bootloader SPI write flash memory operation, some random 64-bits (2 double-words) may be left blank at 0xFF.</li> </ul> <p><b>Root cause:</b></p> <ul style="list-style-type: none"> <li>a. Bootloader uses 64-bits cast write operation which is interrupted by SPI DMA and it leads to double access on same flash memory address and the 64-bits are not written</li> </ul> <p><b>Workarounds:</b></p> <ul style="list-style-type: none"> <li>a. WA1: add a delay between sending write command and its ACK request. Its duration must be the duration of the 256-Bytes flash memory write time.</li> <li>b. WA2: read back after write and in case of error start write again.</li> <li>c. WA3: Patch in RAM to write in flash memory that implements write memory without 64-bits cast.</li> </ul> <p>WA1 and WA3 are more efficient than WA2 in terms of total programming time</p> <p><b>How critical is the limitation:</b></p> <ul style="list-style-type: none"> <li>a. The limitation leads to a modification in customer SPI host software by adding 3-4 ms delay to each write operation.</li> <li>b. The delay is not waste because it is anyway the flash memory write period of time that host has to wait anyway (so instead of waiting by sending ACK requests, host will wait by delay).</li> <li>c. Limitation has been seen only on SPI and cannot impact USART/I2C/CAN.</li> </ul> <ul style="list-style-type: none"> <li>– PcROP option bytes cannot be written as Bootloader uses Byte access while PcROP must be accessed using Half-Word access.</li> </ul> <p><b>Workaround:</b> load a code snippet in SRAM using Bootloader interface then jump to it, and that code writes the PcROP value.</p>

## 68 STM32L4P5xx/4Q5xx devices bootloader

### 68.1 Bootloader configuration

The STM32L4P5xx/4Q5xx bootloader is activated by applying Pattern 7 (described in [Table 2](#)). [Table 151](#) shows the hardware resources used by this bootloader.

**Table 149. STM32L4P5xx/4Q5xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART, I2C, SPI and USB bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI 48 MHz.
		HSE enabled	The HSE is used only when the CAN interface is selected . The HSE must have one of the following value [24,20,18,16,12,9,8,6,4] MHz.
		-	The CSS interrupt is enabled when HSE is enabled. Any failure (or removal) of the external clock generates system reset
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 149. STM32L4P5xx/4Q5xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011011x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011011x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011011x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

**Table 149. STM32L4P5xx/4Q5xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11 -bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 149. STM32L4P5xx/4Q5xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required

## 68.2 Bootloader selection

*Figure 92* and *Figure 93* show the bootloader selection mechanisms.

**Figure 90. Dual bank boot implementation for STM32L4P5xx/4Q5xx bootloader V9.x**





Figure 91.Bootloader V9.x selection for STM32L4P5xx/4Q5xx



MS49689V1

## 68.3 Bootloader version

*Table 150* lists the STM32L4P5xx/4Q5xx devices bootloader versions.

**Table 150. STM32L4P5xx/4Q5xx bootloader versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version on cut 1.0 samples	<ul style="list-style-type: none"><li>– PcROP option bytes cannot be written as bootloader uses byte access while PcROP must be accessed using half-word access.</li></ul> <p><b>Workaround:</b> load a code snippet in SRAM using bootloader interface then jump to it, and that code writes PcROP value.</p>

## 69 STM32L4Rxxx/4Sxxx devices bootloader

### 69.1 Bootloader configuration

The STM32L4Rxx/4Sxx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 151](#) shows the hardware resources used by this bootloader.

**Table 151. STM32L4Rxxx/4Sxxx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The HSI is used at startup as clock source for system clock configured to 60 MHz and for USART, I2C, SPI and USB bootloader operation.
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI 48 MHz.
		HSE enabled	The HSE is used only when the CAN interface is selected . The HSE must have one of the following values [24,20,18,16,12,9,8,6,4] MHz.
		-	The CSS interrupt is enabled when HSE is enabled. Any failure (or removal) of the external clock generates system reset
	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28672 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	Power	-	The DFU cannot be used to communicate with bootloader if the voltage scaling range 2 is selected. Bootloader firmware does not configure voltage scaling range value in PWR_CR1 register.
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in input no pull mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in input no pull mode.

**Table 151. STM32L4Rxxx/4Sxxx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in input pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in input pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in input pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in input pull-up mode.
USARTx bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101000x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101000x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain no pull mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b101000x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.

Table 151. STM32L4Rxxx/4Sxxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

Table 151. STM32L4Rxxx/4Sxxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
CAN1 bootloader	CAN1	Enabled	Once initialized the CAN1 configuration is: Baudrate 125 kbps, 11 -bit identifier.
	CAN1_RX pin	Input	PB8 pin: CAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	CAN1_TX pin	Output	PB9 pin: CAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
	TIM16	Enabled	This timer is used to determine the value of the HSE. Once the HSE frequency is determined, the system clock is configured to 60 MHz using PLL and HSE.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line.
	USB_DP pin		PA12: USB DP line No external pull-up resistor is required

## 69.2 Bootloader selection

*Figure 92* and *Figure 93* show the bootloader selection mechanisms.

**Figure 92. Dual bank boot implementation for STM32L4Rxxx/STM32L4Sxxx bootloader V9.x**





Figure 93.Bootloader V9.x selection for STM32L4Rxx/4Sxx



MS49689V1

## 69.3 Bootloader version

*Table 152* lists the STM32L4Rxx/4Sxx devices bootloader versions.

**Table 152. STM32L4Rxx/4Sxx bootloader versions**

Version number	Description	Known limitations
V9.0	Initial bootloader version on cut 1.0 samples	– None

## 70 STM32L552xx/STM32L562xx devices bootloader

### 70.1 Bootloader configuration

The STM32L552xx/562xx bootloader is activated by applying Pattern 12 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 153. STM32L552xx/562xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI 48 MHz.
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	32 Kbytes starting from address 0x0BF90000.
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 153. STM32L552xx/562xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0101100x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0101100x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b0101100x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. Note: This IO can be tied to GND if the SPI Master does not use it.

**Table 153. STM32L552xx/562xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI3 bootloader	SPI3	Enabled	The SPI configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PB5 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PG10 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PG9 pin: Slave clock line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PG12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

**Table 153. STM32L552xx/562xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
FDCAN bootloader	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input/	PB9 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	FDCAN1_Tx pin	Output	PB8 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-up mode.
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

**Table 154. STM32L552cc/562xx special commands**

Special commands supported (USART/I2C/SPI/FDCAN) Opcode - 0x50							
Function	Sub-Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
TrustZone disable Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x0	0x0	NA	0x1	0x0
Regression from RDP L1 to RDP 0.5 Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x1	0x0	NA	0x1	0x0


**Note:** *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- No Opcode is used, Sub-Opcode is used directly
- Sub-Opcode is treated in a single byte and not two bytes
- Data is sent on USB frame byte per byte. No need to add number of data to be transmitted
- Returned data and status is formatted on the USB native protocol

## 70.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 94. Bootloader V9.x selection for STM32L552xx/562xx**



MS52834V1

## 70.3 Bootloader version

*Table 155* lists the STM32L552xx/562xx devices bootloader versions.

**Table 155. STM32L552xx/562xx bootloader versions**

Version number	Description	Known limitations
V13.0	Initial bootloader version on cut1.0 samples	<ul style="list-style-type: none"> <li>– USART3 not working</li> <li>– SPI3 not working</li> <li>– OB launch not working on USB-DFU</li> <li>– No read/write SRAM2 in all protocols</li> <li>– Read Secure Option bytes only implemented on USART/I2C</li> <li>– Regression from TZen = 1 to TZen = 0 is done automatically on RDP regression</li> </ul>
V9.0	Release supported only in cut2.0 <ul style="list-style-type: none"> <li>– Fix all issues on previous release</li> <li>– Add FDCAN support</li> <li>– New command added for TZen disable</li> <li>– Support of sales type 256KB</li> </ul>	<ul style="list-style-type: none"> <li>– Not able to set TZen to 1 option byte using all interfaces of the BL No WA available</li> <li>– Cannot set RDP level 0.5 nor option bytes in RDP level 0.5 using BL interfaces No WA available</li> <li>– Multiple reset seen when enabling HW IWDG option byte in TZen = 1 No WA available</li> <li>– Not able to set secure option bytes setting when TZen = 1 and RDP level is 0 No WA available</li> <li>– “Go” Command on USB is not working</li> <li>– FDCAN erase not working as page number endianness is not aligned with the protocol (device waits for LSB first but host sends MSB first)</li> <li>– WA - Send data MSB first to the BL</li> </ul>
V9.1	<ul style="list-style-type: none"> <li>– Fix all known limitations of previous release</li> <li>– Add enable BOOT_LOCK BL command</li> <li>– Add support of RDP L1 to 0.5 regression</li> </ul>	<ul style="list-style-type: none"> <li>– Option byte programming is not working properly when using FDCAN interface. This makes the change of the Option byte not effective until a power off/power on.</li> <li>– FDCAN erase not working as page number endianness is not aligned with the protocol (device waits for LSB first but host sends MSB first)</li> <li>– WA - Send data MSB first to the BL</li> </ul>
V9.2	<ul style="list-style-type: none"> <li>– Fix all known limitations of previous release</li> <li>– Version for silicon revision Z</li> </ul>	FDCAN Readout unprotect command does not send the command ID to the host

Note: *When jumping to the BL the cache must be disabled.*

## 71 STM32WBA52xx devices bootloader

### 71.1 Bootloader Configuration

The STM32WBA52xx bootloader is activated by applying Pattern12 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 156. STM32WBA52xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	32 Kbytes starting from address 0x0BF88000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA8 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PB12 pin: USART1 in transmission mode. Not set until USART1 is detected.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA11 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA12 pin: USART2 in transmission mode. Not set until USART2 is detected.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100110x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB2 pin: clock line is used in open-drain pull up mode.
	I2C1_SDA pin	Input/output	PB1 pin: data line is used in open-drain pull up mode.

**Table 156. STM32WBA52xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100110x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA6 pin: clock line is used in open-drain pull up mode.
	I2C3_SDA pin	Input/output	PA7 pin: data line is used in open-drain pull up mode.
SPI3 bootloader	SPI3	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PB8 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_MISO pin	Output	PB9 pin: slave data output line, used in push-pull, no pull mode
	SPI3_SCK pin	Input	PA0 pin: Slave clock line, used in push-pull, no pull mode
	SPI3_NSS pin	Input	PA5 pin: slave chip select pin used in push-pull, no pull mode.

**Table 157. STM32WBA52xx special commands**

Special commands supported (USART/I2C/SPI) Opcode - 0x50							
Function	Sub- Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
TrustZone disable Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x0	0x0	NA	0x1	0x0


Table 157. STM32WBA52xx special commands (continued)

Special commands supported (USART/I2C/SPI) Opcode - 0x50							
Function	Sub- Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
Regression from RDP L1 to RDP 0.5 Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x1	0x0	NA	0x1	0x0
Unlock write protection Must be run when RDP = 1	0x82	0x4	0xYY02 <sup>(1)</sup>	0x0	NA	0x1	0x0

1. 0xYY can have 3 values (0: WRP area, 1: WRP1A, 2: WRP2A)

## 71.2 Bootloader selection

Figure 95.Bootloader V11.x selection for STM32WBA52xx



## 71.3 Bootloader version

Table 158. STM32WBA52xx bootloader versions

Version number	Description	Known limitations
V11.0	Initial bootloader version	None

## 72 STM32WB10xx/15xx devices bootloader

### 72.1 Bootloader configuration

The STM32WB10xx/15xx bootloader is activated by applying Pattern 6 (described in [Table 2](#)). [Table 161](#) shows the hardware resources used by this bootloader.

**Table 159. STM32WB10xx/15xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	MSI enabled	The system clock frequency is 64 MHz (using PLL clocked by MSI).
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.


**Table 159. STM32WB10xx/15xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. Note: This IO can be tied to GND if the SPI Master does not use it.

## 72.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 96. Bootloader V11.x selection for STM32WB10xx/15xx**



MSv38443V2

## 72.3 Bootloader version

Table 160. STM32WB10xx/15xx bootloader versions

Version number	Description	Known limitations
V11.1	Initial bootloader version	<ul style="list-style-type: none"><li>– I2C Write Protect command (0x73) performs a Read Unprotect instead of disabling write protection.</li><li>– Workaround: Use No-Stretch Write Unprotect command (0x74) that is performing correctly the write unprotect operation</li></ul>

## 73 STM32WB30xx/35xx/50xx/55xx devices bootloader

### 73.1 Bootloader configuration

The STM32WBxxx bootloader is activated by applying Pattern 16 (described in [Table 2](#)). [Table 161](#) shows the hardware resources used by this bootloader.

**Table 161. STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	MSI enabled	The system clock frequency is 64 MHz (using PLL clocked by MSI).
		-	The clock recovery system (CRS) is enabled for the DFU bootloader to allow USB to be clocked by HSI 48 MHz.
	RAM	-	20 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	28 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001111x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain no pull mode.

Table 161. STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode

Bootloader	Feature/Peripheral	State	Comment
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1001111x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain no pull mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.


Table 161. STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

## 73.2 Bootloader selection

The figure below shows the bootloader selection mechanism.

**Figure 97. Bootloader V13.0 selection for STM32WB30xx/35xx/50xx/55xx**



MS51473V1

### 73.3 Bootloader version

Table 162. STM32WB30xx/35xx/50xx/55xx bootloader versions

Version number	Description	Known limitations
V13.5	Initial bootloader version	<ul style="list-style-type: none"><li>– Readout Unprotect Command is not working properly as at the end of the command an NVIC_SystemReset is done instead of a flash option bytes reload. This makes the change of the RDP level not effective until a power off power on.</li><li>– I2C Write Protect command (0x73) performs a Read Unprotect instead of disabling write protection. Workaround: Uses No-Stretch Write Unprotect command (0x74) that is performing correctly the write unprotect operation</li></ul>

**Note:** *Instability when performing multiple resets during operations ongoing causing Overrun or FrameError errors on USART Bootloader and not recoverable unless Hardware Reset is performed. Fixed by workaround in FUS V1.0.1 and V1.0.2.*

## 74 STM32WLE5xx/55xx devices bootloader

### 74.1 Bootloader configuration

The STM32WLE5xx/55xx bootloader is activated by applying Pattern 13 (described in [Table 2](#)). [Table 163](#) shows the hardware resources used by this bootloader.

**Table 163. STM32WLE5xx/55xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 48 MHz (using PLL clocked by HSI).
	RAM	-	8 Kbytes, starting from address 0x20000000, are used by the bootloader firmware
	System memory	-	16 Kbytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.


Table 163. STM32WLE5xx/55xx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode. <b>Note:</b> This IO can be tied to GND if the SPI Master does not use it.

## 74.2 Bootloader selection

*Figure 98* shows the bootloader selection mechanism.

**Figure 98. Bootloader V12.x selection for STM32WLE5xx/55xx**



## 74.3 Bootloader version

**Table 164. STM32WLE5xx/55xx bootloader versions**

Version number	Description	Known limitations
V12.2	Initial bootloader version on rev. Z samples	BL cannot write/read the following option bytes: – FLASH_SFR (Offset - 0x80) – FLASH_SRRVR (Offset - 0x84)
V12.3	Final bootloader version on rev Z samples	BL cannot write/read the following option bytes: – FLASH_SFR (Offset - 0x80) – FLASH_SRRVR (Offset - 0x84)
V12.4	Final bootloader version on rev Ysamples	BL cannot write/read the following option bytes: – FLASH_SFR (Offset - 0x80) – FLASH_SRRVR (Offset - 0x84)

## 75 STM32U535xx/545xx devices bootloader

### 75.1 Bootloader configuration

The STM32U535xx/545xx bootloader is activated by applying Pattern 12 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 165. STM32U535xx/545xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
		-	20 MHz derived from the PLLQ is used for FDCAN
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	64 Kbytes starting from address 0x0BF90000, contain the bootloader firmware
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Set as input until USART1 is detected.
	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Set as input until USART1 is detected.

**Table 165. STM32U535xx/545xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1101000x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1101000x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1101000x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, no pull mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.

**Table 165. STM32U535xx/545xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, no pull mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, no pull mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, no pull mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PB5 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_MISO pin	Output	PG10 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_SCK pin	Input	PG9 pin: slave data output line, used in push-pull, no pull mode
	SPI3_NSS pin	Input	PG12 pin: slave chip select pin used in push-pull, no pull mode.
FDCAN bootloader	FDCAN1	Enabled	Once initialized the configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input/	PB8 pin: FDCAN1 in reception mode. Used in alternate push-pull, no pull mode.
	FDCAN1_Tx pin	Output	PB9 pin: FDCAN1 in transmission mode. Used in alternate push-pull, no pull mode.

**Table 165. STM32U535xx/545xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

**Table 166. STM32U535xx/545xx special commands**

Special commands supported (USART/I2C/SPI/FDCAN) Opcode - 0x50							
Function	Sub-Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
TrustZone disable Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x0	0x0	NA	0x1	0x0
Regression from RDP L1 to RDP 0.5 Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x1	0x0	NA	0x1	0x0
Unlock write protection Must be run when RDP = 1	0x82	0x4	0xYY02 <sup>(1)</sup>	0x0	NA	0x1	0x0

1. 0xYY can have four values (0: WRP area, 1: WRP1A, 2: WRP2A, 3: WRP1B, 4: WRP2B)


**Note:** *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- *No Opcode is used, Sub-Opcode is used directly*
- *Sub-Opcode is treated in a single byte and not two bytes*
- *Data is sent on USB frame byte per byte. No need to add number of data to be transmitted*
- *Returned data and status is formatted on the USB native protocol*

## 75.2 Bootloader selection

*Figure 99* shows the bootloader selection mechanism.

**Figure 99. Bootloader V9.x selection for STM32U535xx/545xx**



MS5752v2

## 75.3 Bootloader version

Table 167. STM32U535xx/545xx bootloader versions

Version number	Description	Known limitations
V9.1	Initial bootloader version	FDCAN Readout unprotect command does not send the command ID to the host

## 76 STM32U575xx/85xx devices bootloader

### 76.1 Bootloader configuration

The STM32U575xx/85xx bootloader is activated by applying Pattern 12 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 168. STM32U575xx/85xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	64 Kbytes starting from address 0x0BF90000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1 bootloader	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART3	Enabled	Once initialized the USART3 configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 168. STM32U575xx/85xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011010x (where x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011010x (where x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1011010x (where x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, pull-down mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, pull-down mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, pull-down mode.

**Table 168. STM32U575xx/85xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
SPI2 bootloader	SPI2	Enabled	The SPI2 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, pull-down mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, pull-down mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, pull-down mode.
SPI3 bootloader	SPI3	Enabled	The SPI3 configuration is: – Slave mode – Full Duplex – 8-bit MSB – Speed up to 8 MHz – Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PB5 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_MISO pin	Output	PG10 pin: slave data Input line, used in push-pull, pull-down mode
	SPI3_SCK pin	Input	PG9 pin: slave data output line, used in push-pull, pull-down mode
	SPI3_NSS pin	Input	PG12 pin: slave chip select pin used in push-pull, pull-down mode.
FDCAN bootloader	FDCAN1	Enabled	Once initialized the configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input/	PB8 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	FDCAN1_Tx pin	Output	PB9 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-up mode.

**Table 168. STM32U575xx/85xx configuration in system memory boot mode (continued)**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications. <b>Note:</b> VDDUSB IO must be connected to 3.3 V as USB peripheral is used by the bootloader.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required

**Table 169. STM32U575xx/585xx special commands**

Special commands supported (USART/I2C/SPI/FDCAN) Opcode - 0x50							
Function	Sub-Opcodes (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
TrustZone disable Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x0	0x0	NA	0x1	0x0
Regression from RDP L1 to RDP 0.5 Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x1	0x0	NA	0x1	0x0
Unlock write protection Must be run when RDP = 1	0x82	0x4	0xYY02 <sup>(1)</sup>	0x0	NA	0x1	0x0


1. 0xYY can have four values (0: WRP area, 1: WRP1A, 2: WRP2A, 3: WRP1B, 4: WRP2B)

**Note:** *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- *No Opcode is used, Sub-Opcode is used directly*
- *Sub-Opcode is treated in a single byte and not two bytes*
- *Data is sent on USB frame byte per byte. No need to add number of data to be transmitted*
- *Returned data and status is formatted on the USB native protocol*

## 76.2 Bootloader selection

Figure 100. Bootloader V9.x selection for STM32U575xx/85xx



## 76.3 Bootloader version

Table 170. STM32U575xx/85xx bootloader versions

Version number	Description	Known limitations
V9.2	Initial bootloader version	FDCAN Readout unprotect command does not send the command ID to the host

## 77 STM32U595xx/599xx/5A5xx/5A9xx devices bootloader

### 77.1 Bootloader configuration

The STM32U595xx/599xx/5A5xx/5A9xx bootloader is activated by applying Pattern 12 (described in [Table 2](#)). The following table shows the hardware resources used by this bootloader.

**Table 171. STM32U595xx/599xx/5A5xx/5A9xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 60 MHz (using PLL clocked by HSI).
		-	20 MHz derived from the PLLQ is used for FDCAN
		HSE enabled	When USB cable is detected, SW will try to detect if a quartz is plugged in the board to configure the USBPHY clock. Supported quartz: 8, 12, 16, 20, 24, 26, and 32 MHz If no quartz detected a system reset is triggered.
	RAM	-	16 Kbytes starting from address 0x20000000 are used by the bootloader firmware
USART1 bootloader	System memory	-	64 Kbytes starting from address 0x0BF90000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized the USART1 configuration is: 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
USART2 bootloader	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Set as input until USART1 is detected.
	USART2	Enabled	Once initialized the USART2 configuration is: 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, pull-up mode.
USART3 bootloader	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Set as input until USART1 is detected.
	USART3	Enabled	Once initialized the configuration is: 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PC11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode. Set as input until USART1 is detected.

**Table 171. STM32U595xx/599xx/5A5xx/5A9xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100000x, where x = 0 for write and x = 1 for read.
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain pull-up mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain pull-up mode.
I2C2 bootloader	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100000x, where x = 0 for write and x = 1 for read.
	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain pull-up mode.
	I2C2_SDA pin	Input/output	PB11 pin: data line is used in open-drain pull-up mode.
I2C3 bootloader	I2C3	Enabled	The I2C3 configuration is: I2C speed: up to 1 MHz, 7-bit address, slave mode, analog filter ON. Slave 7-bit address: 0b1100000x, where x = 0 for write and x = 1 for read.
	I2C3_SCL pin	Input/output	PC0 pin: clock line is used in open-drain pull-up mode.
	I2C3_SDA pin	Input/output	PC1 pin: data line is used in open-drain pull-up mode.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: slave data Input line, used in push-pull, no pull mode
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in push-pull, no pull mode
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.
SPI2 bootloader	SPI2_MOSI pin	Input	PB15 pin: slave data Input line, used in push-pull, no pull mode
	SPI2_MISO pin	Output	PB14 pin: slave data output line, used in push-pull, no pull mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in push-pull, no pull mode
	SPI2_NSS pin	Input	PB12 pin: slave chip select pin used in push-pull, no pull mode.
SPI3 bootloader	SPI3_MOSI pin	Input	PB5 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_MISO pin	Output	PG10 pin: slave data Input line, used in push-pull, no pull mode
	SPI3_SCK pin	Input	PG9 pin: slave data output line, used in push-pull, no pull mode
	SPI3_NSS pin	Input	PG12 pin: slave chip select pin used in push-pull, no pull mode.

**Table 171. STM32U595xx/599xx/5A5xx/5A9xx configuration in system memory boot mode**

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB	Enabled	USB HS configured in forced device mode. USB HS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in input no pull mode.
	USB_DP pin		PA12: USB DP line. Used in input no pull mode. No external pull-up resistor is required
FDCAN bootloader	FDCAN1	Enabled	Once initialized the configuration is: Connection bit rate 250 kbit/s Data bit rate 1000 kbit/s FrameFormat = FDCAN_FRAME_FD_BRS Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE TransmitPause = DISABLE ProtocolException = ENABLE
	FDCAN1_Rx pin	Input/	PB8 pin: FDCAN1 in reception mode. Used in alternate push-pull, no pull mode.
	FDCAN1_Tx pin	Output	PB9 pin: FDCAN1 in transmission mode. Used in alternate push-pull, no pull mode.

**Table 172. STM32U595xx/599xx/5A5xx/5A9xx special commands**

Special commands supported (USART/I2C/SPI/FDCAN) Opcode - 0x50							
Function	Sub- Opcode (2 bytes)	Number of data sent (2 bytes)	Data sent	Number of data received	Data received	Number of status data received (2 bytes)	Status data received
TrustZone disable Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x0	0x0	NA	0x1	0x0
Regression from RDP L1 to RDP 0.5 Must be run when TZEN = 1 and RDP = 1	0x82	0x4	0x1	0x0	NA	0x1	0x0
Unlock write protection Must be run when RDP = 1	0x82	0x4	0xYY02 <sup>(1)</sup>	0x0	NA	0x1	0x0

1. 0xYY can have four values (0: WRP area, 1: WRP1A, 2: WRP2A, 3: WRP1B, 4: WRP2B)


Note: *USB special commands are slightly different from the other protocols as per the USB protocol specificities:*

- *No Opcode is used, Sub-Opcode is used directly*
- *Sub-Opcode is treated in a single byte and not two bytes*
- *Data is sent on USB frame byte per byte. No need to add number of data to be transmitted*
- *Returned data and status is formatted on the USB native protocol*

## 77.2 Bootloader selection

*Figure 101* shows the bootloader selection mechanism.

**Figure 101. Bootloader V9.x selection for STM32U595xx/599xx/5A5xx/5A9xx**



## 77.3 Bootloader version

**Table 173. STM32U595xx/599xx/5A5xx/5A9xx bootloader versions**

Version number	Description	Known limitations
V9.2	Initial bootloader version	FDCAN Readout unprotect command does not send the command ID to the host

## 78 Device-dependent bootloader parameters

The bootloader protocol command set and sequences for each serial peripheral are the same for all STM32 devices. However, some parameters depend on device and bootloader version:

- PID (Product ID)
- Valid RAM memory addresses (RAM area used during bootloader execution is not accessible) accepted by the bootloader when the Read Memory, Go and Write Memory commands are requested.
- System memory area.

*Table 174* shows the values of these parameters for each STM32 device.

**Table 174. Bootloader device-dependent parameters**

STM32 series	Device	PID	BL ID	RAM	System memory
C0	STM32C011xx	0x443	0x51	0x20000000 - 0x20002FFF	0x1FFF0000 - 0x1FFF17FF
	STM32C031xx	0x453	0x52	0x20002000 - 0x200017FF	
F0	STM32F05xxx and STM32F030x8	0x440	0x21	0x20000800 - 0x20001FFF	0x1FFFE000 - 0x1FFFF7FF
	STM32F03xx4/6	0x444	0x10	0x20000800 - 0x20000FFF	
	STM32F030xC	0x442	0x52	0x20001800 - 0x20007FFF	0x1FFFD800 - 0x1FFFF7FF
	STM32F04xxx	0x445	0xA1	NA	0x1FFFC400 - 0x1FFFF7FF
	STM32F070x6	0x445	0xA2	NA	0x1FFFC400 - 0x1FFFF7FF
	STM32F070xB	0x448	0xA2	NA	0x1FFFC800 - 0x1FFFF7FF
	STM32F071xx/072xx	0x448	0xA1	0x20001800 - 0x20003FFF	0x1FFFC800 - 0x1FFFF7FF
	STM32F09xxx	0x442	0x50	NA	0x1FFFD800 - 0x1FFFF7FF

Table 174. Bootloader device-dependent parameters (continued)

STM32 series	Device		PID	BL ID	RAM	System memory	
F1	STM32F10xxx	Low-density	0x412	NA	0x20000200 - 0x200027FF	0x1FFFF000 - 0x1FFFF7FF	
		Medium-density	0x410	NA	0x20000200 - 0x20004FFF		
		High-density	0x414	NA	0x20000200 - 0x2000FFFF		
		Medium-density value line	0x420	0x10	0x20000200 - 0x20001FFF		
		High-density value line	0x428	0x10	0x20000200 - 0x20007FFF		
	STM32F105xx/107xx		0x418	NA	0x20001000 - 0x2000FFFF	0x1FFFB000 - 0x1FFFF7FF	
	STM32F10xxx XL-density		0x430	0x21	0x20000800 - 0x20017FFF	0x1FFFE000 - 0x1FFFF7FF	
F2	STM32F2xxxx		0x411	0x20	0x20002000 - 0x2001FFFF	0x1FFF0000 - 0x1FFF77FF	
				0x33			
F3	STM32F373xx		0x432	0x41	0x20001400 - 0x20007FFF	0x1FFFD800 - 0x1FFFF7FF	
	STM32F378xx			0x50	0x20001000 - 0x20007FFF		
	STM32F302xB(C)/303xB(C)		0x422	0x41	0x20001400 - 0x20009FFF		
	STM32F358xx			0x50	0x20001800 - 0x20003FFF		
	STM32F301xx/302x4(6/8)		0x439	0x40	0x20001800 - 0x20002FFF		
	STM32F318xx			0x50			
	STM32F303x4(6/8)/334xx/328xx		0x438	0x50	0x20001800 - 0x20002FFF		
	STM32F302xD(E)/303xD(E)		0x446	0x40	0x20001800 - 0x2000FFFF		
	STM32F398xx		0x446	0x50	0x20001800 - 0x2000FFFF		

Table 174. Bootloader device-dependent parameters (continued)

STM32 series	Device	PID	BL ID	RAM	System memory
F4	STM32F40xxx/41xxx	0x413	0x31	0x20002000 - 0x2001FFFF	0x1FFF0000 - 0x1FFF77FF
			0x91	0x20003000 - 0x2001FFFF	
	STM32F42xxx/43xxx	0x419	0x70	0x20003000 - 0x2002FFFF	
			0x91		
	STM32F401xB(C)	0x423	0xD1	0x20003000 - 0x2000FFFF	
	STM32F401xD(E)	0x433	0xD1	0x20003000 - 0x20017FFF	
	STM32F410xx	0x458	0xB1	0x20003000 - 0x20007FFF	
	STM32F411xx	0x431	0xD0	0x20003000 - 0x2001FFFF	
	STM32F412xx	0x441	0x90	0x20003000 - 0x2003FFFF	
	STM32F446xx	0x421	0x90	0x20003000 - 0x2001FFFF	
F7	STM32F469xx/479xx	0x434	0x90	0x20003000 - 0x2005FFFF	0x1FF00000 - 0x1FF0EDBF
	STM32F413xx/423xx	0x463	0x90	0x20003000 - 0x2004FFFF	
	STM32F72xxx/73xxx	0x452	0x90	0x20004000 - 0x2003FFFF	
F7	STM32F74xxx/75xxx	0x449	0x70	0x20004000 - 0x2004FFFF	0x1FF00000 - 0x1FF0EDBF
			0x90	0x20004000 - 0x2004FFFF	0x1FF00000 - 0x1FF0EDBF
	STM32F76xxx/77xxx	0x451	0x93	0x20004000 - 0x2007FFFF	0x1FF00000 - 0x1FF0EDBF

Table 174. Bootloader device-dependent parameters (continued)

STM32 series	Device	PID	BL ID	RAM	System memory
G0	STM32G03xxx/04xxx	0x466	0x52	0x20001000 - 0x20001FFF	0x1FFF0000 - 0x1FFF1FFF
	STM32G07xxx/08xxx	0x460	0xB3	0x20002700 - 0x20009000	0x1FFF0000 - 0x1FFF6FFF
	STM32G0B0xx	0x467	0xD0	0x20004000 - 0x20020000	0x1FFF0000 - 0x1FFF6FFF 0x1FFF8000 - 0x1FFFEFFF
	STM32G0B1xx/0C1xx	0x467	0x92	0x20004000 - 0x20020000	0x1FFF0000 - 0x1FFF6FFF 0x1FFF8000 - 0x1FFFEFFF
	STM32G05xxx/061xx	0x456	0x51	0x20001000 - 0x20002000	0x1FFF0000 - 0x1FFF1FFF
G4	STM32G431xx/441xx	0x468	0xD4	0x20004000 – 0x20005800	0x1FFF0000 - 0x1FFF7000
	STM32G47xxx/48xxx	0x469	0xD5	0x20004000 – 0x20018000	0x1FFF0000 - 0x1FFF7000
	STM32G491xx/A1xx	0x479	0xD2	0x20004000 - 0x2001C000	0x1FFF0000 - 0x1FFF7000
H5	STM32H503xx	0x474	0xE1	0x20004000 - 0x20007FFF	0x0BF87000 - 0x0BF8FFFF
	STM32H563xx/573xx	0x484	0xE3	0x20000000 - 0x2009FFFF	0x0BF97000 - 0x0BF9FFFF
H7	STM32H72xxx/73xxx	0x483	0x93	0x20004100 - 0x2001FFFF 0x24004000 - 0x2404FFFF	0x1FF00000 - 0x1FF1E7FF
	STM32H74xxx/75xxx	0x450	0x91	0x20004100 - 0x2001FFFF 0x24005000 - 0x2407FFFF	0x1FF00000 - 0x1FF1E7FF
	STM32H7A3xx/B3xx	0x480	0x92	0x20004100 - 0x2001FFFF 0x24034000 - 0x2407FFFF	0x1FF00000 - 0x1FF13FFF

Table 174. Bootloader device-dependent parameters (continued)

STM32 series	Device	PID	BL ID	RAM	System memory
L0	STM32L01xxx/02xxx	0x457	0xC3	NA	0x1FF00000 - 0x1FF00FFF
	STM32L031xx/041xx	0x425	0xC0	0x20001000 - 0x20001FFF	0x1FF00000 - 0x1FF00FFF
	STM32L05xxx/06xxx	0x417	0xC0	0x20001000 - 0x20001FFF	0x1FF00000 - 0x1FF00FFF
	STM32L07xxx/08xxx	0x447	0x41	0x20001000 - 0x20004FFF	0x1FF00000 - 0x1FF01FFF
L1			0xB2	0x20001400 - 0x20004FFF	
	STM32L1xxx6(8/B)	0x416	0x20	0x20000800 - 0x20003FFF	0x1FF00000 - 0x1FF01FFF
	STM32L1xxx6(8/B)A	0x429	0x20	0x20001000 - 0x20007FFF	
	STM32L1xxxC	0x427	0x40		
	STM32L1xxxD	0x436	0x45	0x20001000 - 0x2000BFFF	
L4	STM32L1xxxE	0x437	0x40	0x20001000 - 0x20013FFF	
	STM32L412xx/422xx	0x464	0xD1	0x20002100 - 0x20008000	0x1FFF0000 - 0x1FFF6FFF
	STM32L43xxx/44xxx	0x435	0x91	0x20003100 - 0x2000BFFF	0x1FFF0000 - 0x1FFF6FFF
	STM32L45xxx/46xxx	0x462	0x92	0x20003100 - 0x2001FFFF	0x1FFF0000 - 0x1FFF6FFF
	STM32L47xxx/48xxx	0x415	0xA3	0x20003000 - 0x20017FFF	0x1FFF0000 - 0x1FFF6FFF
			0x92	0x20003100 - 0x20017FFF	
	STM32L496xx/4A6xx	0x461	0x93	0x20003100 - 0x2003FFFF	0x1FFF0000 - 0x1FFF6FFF
L5	STM32L4Rxx/4Sxx	0x470	0x95	0x20003200 - 0x2009FFFF	0x1FFF0000 - 0x1FFF6FFF
	STM32L4P5xx/Q5xx	0x471	0x90	0x20004000 - 0x2004FFFF	0x1FFF0000 - 0x1FFF6FFF
L5	STM32L552xx/562xx	0x472	0x92	0x20004000 - 0x2003FFFF	0x0BF90000 - 0x0BF97FFF
WBA	STM32WBA52xx	0x492	0XB0	0x20000000 - 0x20001FFF	0x0BF88000 - 0x0BF8FFFF

**Table 174. Bootloader device-dependent parameters (continued)**

<b>STM32 series</b>	<b>Device</b>	<b>PID</b>	<b>BL ID</b>	<b>RAM</b>	<b>System memory</b>
WB	STM32WB10xx/15xx	0x494	0xB1	0x20005000 - 0x20040000	0x1FFF0000 - 0x1FFF7000
	STM32WB30xx/35xx/50xx/WB55xx	0x495	0xD5	0x20004000 - 0x2000BFFF	0x1FFF0000 - 0x1FFF7000
WL	STM32WLE5xx/WL55xx	0x497	0xC4	0x20002000 - 0x2000FFFF	0x1FFF0000 - 0x1FFF3FFF
U5	STM32U535xx/545xx	0x455	0x91	0x20004000 - 0x2023FFFF	0x0BF90000 - 0x0BF9FFFF
	STM32U575xx/ STM32U585xx	0x482	0x92	0x20004000 - 0x200BFFFF	0x0BF90000 - 0x0BF9FFFF
	STM32U595xx/599xx/5A9xx	0x481	0x92	0x20004000 - 0x2026FFFF	0x0BF90000 - 0x0BF9FFFF

## 79 Bootloader timings

This section presents the timings of the bootloader firmware to use for correct synchronization between host and the STM32 device.


Two types of timings are described, namely STM32 device bootloader resources initialization duration, and communication interface selection duration.

After these timings the bootloader is ready to receive and execute host commands.

### 79.1 Bootloader startup timing

After bootloader reset, the host must wait until the STM32 bootloader is ready to start detection phase with a specific interface communication. This time corresponds to bootloader startup timing, during which resources used by bootloader are initialized.

**Figure 102. Bootloader Startup timing description**



**Table 175. Bootloader startup timings (ms) for STM32 devices**

Device	Minimum bootloader startup	HSE timeout
STM32F03xx4/6	1.612	NA
STM32F05xxx and STM32F030x8 devices	1.612	NA
STM32F04xxx	0.058	NA
STM32F071xx/072xx	0.058	NA
STM32F070x6	HSE connected	3
	HSE not connected	230
STM32F070xB	HSE connected	6
	HSE not connected	230
STM32F09xxx	2	NA

**Table 175. Bootloader startup timings (ms) for STM32 devices (continued)**

Device	Minimum bootloader startup	HSE timeout
STM32F030xC	2	NA
STM32F10xxx	1.227	NA
STM32F105xx/107xx	PA9 pin low	1.396
	PA9 pin high	524.376
STM32F10xxx XL-density	1.227	NA
STM32F2xxxx	V2.x	134
	V3.x	84.59
STM32F301xx/302x4(6/8)	HSE connected	45
	HSE not connected	560.8
STM32F302xB(C)/303xB(C)	HSE connected	43.4
	HSE not connected	2.36
STM32F302xD(E)/303xD	HSE connected	7.53
	HSE not connected	146.71
STM32F303x4(6/8)/334xx/328xx	0.155	NA
STM32F318xx	0.182	NA
STM32F358xx	1.542	NA
STM32F373xx	HSE connected	43.4
	HSE not connected	2.36
STM32F378xx	1.542	NA
STM32F398xx	1.72	NA
STM32F40xxx/41xxx	V3.x	84.59
	V9.x	74
STM32F401xB(C)	74.5	85
STM32F401xD(E)	74.5	85
STM32F410xx	0.614	NA
STM32F411xx	74.5	85
STM32F412xx	0.614	180
STM32F413xx/423xx	0.642	165
STM32F429xx/439xx	V7.x	82
	V9.x	74
STM32F446xx	73.61	96
STM32F469xx/479xx	73.68	230
STM32F72xxx/73xxx	17.93	50
STM32F74xxx/75xxx	16.63	50

**Table 175. Bootloader startup timings (ms) for STM32 devices (continued)**

Device	Minimum bootloader startup	HSE timeout		
STM32G03xxx/04xxx	0.390	NA		
STM32G07xxx/08xxx	0.390	NA		
STM32G0Bxxx/Cxxx	0.390	NA		
STM32G05xxx/061xx	0.390	NA		
STM32G4xxxx	0.390	NA		
STM32H503xx	0.238	NA		
STM32H563xx/73xx	0.292	NA		
STM32H72xxx/73xxx	53.975	NA		
STM32H74xxx/75xxx	53.975	2		
STM32H7A3xx/B3xx	545	NA		
STM32L01xxx/02xxx	0.63	NA		
STM32L031xx/041xx	0.62	NA		
STM32L05xxx/06xxx	0.22	NA		
STM32L07xxx/08xxx	V4.x	0.61	NA	
	V11.x	0.71	NA	
STM32L1xxx6(8/B)A	0.542	NA		
STM32L1xxx6(8/B)	0.542	NA		
STM32L1xxxC	0.708	80		
STM32L1xxxD	0.708	80		
STM32L1xxxE	0.708	200		
STM32L43xxx/44xxx	0.86	100		
STM32L45xxx/46xxx	0.86	NA		
STM32L47xxx/48xxx	V10.x	LSE connected	55	100
		LSE not connected	2560	
	V9.x	LSE connected	55.40	100
		LSE not connected	2560.51	
STM32L412xx/422xx		0.86	NA	
STM32L496xx/4A6xx		76.93	100	
STM32L4P5xx /Q5xx		NA	NA	
STM32L4Rxx/4Sxx		NA	NA	
STM32L552xx/562xx		0.390	NA	
STM32BA52xx		0.390	NA	
STM32WB10xx/15xx/30xx/35xx/50xx/55xx		0.390	NA	
STM32WLE5xx/WL55xx		0.390	NA	


**Table 175. Bootloader startup timings (ms) for STM32 devices (continued)**

Device	Minimum bootloader startup	HSE timeout
STM32U535xx/545xx	0.390	NA
STM32U575xx/85xx	0.390	NA
STM32U595xx/599xx/5A5xx/5A9xx	0.390	NA

## 79.2 USART connection timing

USART connection timing is the time that the host must wait for between sending the synchronization data (0x7F) and receiving the first acknowledge response (0x79).

**Figure 103. USART connection timing description**



1. Receiving characters different from 0x7F (or line glitches) causes bootloader to start communication using a wrong baudrate. Bootloader measures the signal length between rising edge of the first bit to the falling edge of the last bit to deduce the baudrate value
2. Bootloader does not realign the calculated baudrate to standard baudrate values (i.e. 1200, 9600, 115200).

MS35041V1

**Note:**

*PA9 pin (USB\_VBUS) on STM32F105xx/107xx devices is used to detect the USB host connection. The initialization of USB peripheral is performed only if PA9 is high at detection phase, which means that a host is connected to the port and delivering 5 V on the USB bus. When PA9 level is high at detection phase, more time is required to initialize and shutdown the USB peripheral. To minimize bootloader detection time when PA9 pin is not used, keep PA9 low during USART detection phase, from the moment the device is reset, until a device ACK is sent.*

**Table 176. USART bootloader minimum timings (ms) for STM32 devices**

Device	One USART byte sending	USART configuration	USART connection
STM32F03xx4/6	0.078125	0.0064	0.16265
STM32F05xxx and STM32F030x8 devices	0.078125	0.0095	0.16575
STM32F04xxx	0.078125	0.007	0.16325
STM32F071xx/072xx	0.078125	0.007	0.16325
STM32F070x6	0.078125	0.014	0.17
STM32F070xB	0.078125	0.08	0.23
STM32F09xxx	0.078125	0.07	0.22
STM32F030xC	0.078125	0.07	0.22

**Table 176. USART bootloader minimum timings (ms) for STM32 devices (continued)**

Device		One USART byte sending	USART configuration	USART connection
STM32F10xxx		0.078125	0.002	0.15825
STM32F105xx/107xx	PA9 pin low	0.078125	0.007	0.16325
	PA9 pin High		105	105.15625
STM32F10xxx XL-density		0.078125	0.006	0.16225
STM32F2xxxx	V2.x	0.078125	0.009	0.16525
	V3.x			
STM32F301xx/302x4(6/8)	HSE connected	0.078125	0.002	0.15825
	HSE not connected			
STM32F302xB(C)/303xB(C)	HSE connected	0.078125	0.002	0.15825
	HSE not connected			
STM32F302xD(E)/303xD		0.078125	0.002	0.15885
STM32F303x4(6/8)/334xx/328xx		0.078125	0.002	0.15825
STM32F318xx		0.078125	0.002	0.15825
STM32F358xx		0.15625	0.001	0.3135
STM32F373xx	HSE connected	0.078125	0.002	0.15825
	HSE not connected			
STM32F378xx		0.15625	0.001	0.3135
STM32F398xx		0.078125	0.002	0.15885
STM32F40xxx/41xxx	V3.x	0.078125	0.009	0.16525
	V9.x		0.0035	0.15975
STM32F401xB(C)		0.078125	0.00326	0.15951
STM32F401xD(E)		0.078125	0.00326	0.15951
STM32F410xx		0.078125	0.002	0.158
STM32F411xx		0.078125	0.00326	0.15951
STM32F412xx		0.078125	0.002	0.158
STM32F413xx/423xx		0.078125	0.002	0.158
STM32F429xx/439xx	V7.x	0.078125	0.007	0.16325
	V9.x		0.00326	0.15951
STM32F446xx		0.078125	0.004	0.16
STM32F469xx/479xx		0.078125	0.003	0.159
STM32F72xxx/73xxx		0.078125	0.070	0.22
STM32F74xxx/75xxx		0.078125	0.065	0.22
STM32G03xxx/04xxx		0.078125	0.01	0.11
STM32G07xxx/08xxx		0.078125	0.01	0.11


**Table 176. USART bootloader minimum timings (ms) for STM32 devices (continued)**

Device	One USART byte sending	USART configuration	USART connection
STM32G0Bxxx/Cxxx	0.078125	0.01	0.11
STM32G05xxx/061xx	0.078125	0.01	0.11
STM32G4xxxx	0.078125	0.003	0.159
STM32H503xx	0.048	0.05	0.101
STM32H563xx/73xx	0.047	0.06	0.100
STM32H72xxx/73xxx	0.078125	0.072	0.22825
STM32H74xxx/75xxx	0.078125	0.072	0.22825
STM32H7A3xx/B3xx	0.078125	0.072	0.22825
STM32L01xxx/02xxx	0.078125	0.016	0.17
STM32L031xx/041xx	0.078125	0.018	0.174
STM32L05xxx/06xxx	0.078125	0.018	0.17425
STM32L07xxx/08xxx	V4.x	0.078125	0.017
	V11.x	0.078125	0.017
STM32L1xxx6(8/B)A	0.078125	0.008	0.16425
STM32L1xxx6(8/B)	0.078125	0.008	0.16425
STM32L1xxxC	0.078125	0.008	0.16425
STM32L1xxxD	0.078125	0.008	0.16425
STM32L1xxxE	0.078125	0.008	0.16425
STM32L412xx/422xx	0.078125	0.005	0.2
STM32L43xxx/44xxx	0.078125	0.003	0.159
STM32L45xxx/46xxx	0.078125	0.07	0.22
STM32L47xxx/48xxx	V10.x	0.078125	0.003
	V9.x	0.078125	0.003
STM32L496xx/4A6xx	0.078125	0.003	0.159
STM32L4Rxx/4Sxx	NA	NA	NA
STM32L4P5xx/4Q5xx	NA	NA	NA
STM32L552xx/562xx	0.078125	0.01	0.11
STM32WBA52xx	0.078125	0.001	NA
STM32WB10xx/15xx/30xx/35xx/50xx/55xx	0.078125	0.003	0.159
STM32WLE5xx/WL55xx	0.078125	0.001	0.110
STM32U535xx/545xx	0.078125	0.001	NA
STM32U575xx/85xx	0.078125	0.001	NA
STM32U595xx/599xx/5A5xx/5A9xx	0.078125	0.001	NA

### 79.3 USB connection timing

USB connection timing is the time that the host must wait for between plugging the USB cable and establishing a correct connection with the device. This timing includes enumeration and DFU components configuration. USB connection depends on the host.

**Figure 104. USB connection timing description**



Note:

*For STM32F105xx/107xx devices, if the external HSE crystal frequency is different from 25 MHz (14.7456 MHz or 8 MHz), the device performs several unsuccessful enumerations (with connect/disconnect sequences) before establishing a correct connection with the host. This is due to the HSE automatic detection mechanism based on Start Of Frame (SOF) detection.*

**Table 177. USB bootloader minimum timings (ms) for STM32 devices**

Device	USB connection
STM32F04xxx	350
STM32F070x6	TBD
STM32F070xB	320
STM32F105xx/107xx	HSE = 25 MHz
	HSE = 14.7465 MHz
	HSE = 8 MHz
STM32F2xxxx	270
STM32F301xx/302x4(6/8)	300
STM32F302xB(C)/303xB(C)	300
STM32F302xD(E)/303xD	100
STM32F373xx	300
STM32F40xxx/41xxx	V3.x
	V9.x


**Table 177. USB bootloader minimum timings (ms) for STM32 devices (continued)**

Device	USB connection
STM32F401xB(C)	250
STM32F401xD(E)	250
STM32F411xx	250
STM32F412xx	380
STM32F413xx/423xx	350
STM32F429xx/439xx	V7.x
	250
V9.x	
STM32F446xx	200
STM32F469xx/479xx	270
STM32F72xxx/73xxx	320
STM32F74xxx/75xxx	230
STM32G0B1xx/C1xx	300
STM32G4xxxx	300
STM32H503xx	251
STM32H563xx/73xx	245
STM32H72xxx/73xxx	53.9764
STM32H74xxx/75xxx	53.9764
STM32H7A3xx/B3xx	53.9764
STM32L07xxx/08xxx	140
STM32L1xxxC	849
STM32L1xxxD	849
STM32L412xx/422xx	820
STM32L43xxx/44xxx	820
STM32L45xxx/46xxx	330
STM32L47xxx/48xxx	V10.x
	300
V9.x	
STM32L496xx/4A6xx	430
STM32L4P5xx/4Q5xx	NA
STM32L4Rxx/4Sxx	NA
STM32L552xx/L562xx	300
STM32WB30xx/35xx/50xx/55xx	300
STM32U535xx/545xx	300
STM32U575xx/85xx	300
STM32U595xx/599xx/5A5xx/5A9xx	300

## 79.4 I2C connection timing

I2C connection timing is the time that the host must wait for between sending I2C device address and sending command code. This timing includes I2C line stretching duration.

**Figure 105. I2C connection timing description**



**Note:**

*For I2C communication, a timeout mechanism is implemented and must be respected to execute bootloader commands correctly. This timeout is implemented between two I2C frames in the same command (example: for Write memory command, a timeout is inserted between command sending frame and address memory sending frame). The same timeout period is inserted between two successive data receptions or transmissions in the same I2C frame. If the timeout period elapses, a system reset is generated to avoid bootloader crash.*

*In Erase memory command and Read-out unprotect command, the duration of the operation must be taken into consideration when implementing the host side. After sending the code of pages to be erased, the host must wait until the bootloader device performs page erasing to complete the remaining steps of erase command.*

**Table 178. I2C bootloader minimum timings (ms) for STM32 devices**

Device	Start condition + one I2C byte sending	I2C line stretching	I2C connection	I2C timeout
STM32F04xxx	0.0225	0.0025	0.0250	1000
STM32F070x6	0.0225	0.0025	0.0245	1000
STM32F070xB	0.0225	0.0025	0.0245	1000
STM32F071xx/072xx	0.0225	0.0025	0.0250	1000
STM32F09xxx	0.0225	0.0025	0.0245	1000
STM32F030xC	0.0225	0.0025	0.0250	1000
STM32F303x4(6/8)/334xx/328xx	0.0225	0.0027	0.0252	1000

**Table 178. I2C bootloader minimum timings (ms) for STM32 devices (continued)**

Device	Start condition + one I2C byte sending	I2C line stretching	I2C connection	I2C timeout
STM32F318xx	0.0225	0.0027	0.0252	1000
STM32F358xx	0.0225	0.0055	0.0280	10
STM32F378xx	0.0225	0.0055	0.0280	10
STM32F398xx	0.0225	0.0020	0.0245	1500
STM32F40xxx/41xxx	0.0225	0.0022	0.0247	1000
STM32F401xB(C)	0.0225	0.0022	0.0247	1000
STM32F401xD(E)	0.0225	0.0022	0.0247	1000
STM32F410xx	0.0225	0.0020	0.0245	1000
STM32F411xx	0.0225	0.0022	0.0247	1000
STM32F412xx	0.0225	0.0020	0.0245	1000
STM32F413xx/423xx	0.0225	0.0020	0.0245	1000
STM32F42xxx/43xxx	V7.x	0.0225	0.0033	0.0258
	V9.x	0.0225	0.0022	0.0247
STM32F446xx	0.0225	0.0020	0.0245	1000
STM32F469xx/479xx	0.0225	0.0020	0.0245	1000
STM32F72xxx/73xxx	0.0225	0.0020	0.0245	1000
STM32F74xxx/75xxx	0.0225	0.0020	0.0245	500
STM32G03xxx/04xxx	0.0225	0.0020	0.0245	1000
STM32G07xxx/08xxx	0.0225	0.0020	0.0245	1000
STM32G0Bxx/Cxx	0.0225	0.0020	0.0245	1000
STM32G05xxx/061xx	0.0225	0.0020	0.0245	1000
STM32G4xxxx	0.0225	0.0020	0.0245	1000
STM32H503xx	0.038	0.03	0.041	1000
STM32H563xx/73xx	0.039	0.02	0.041	1000
STM32H72xxx/73xxx	0.0225	0.05	0.0745	1000
STM32H74xxx/75xxx	0.0225	0.05	0.0725	1000
STM32H7A3xx/7B3xx	0.0225	0.05	0.0745	1000
STM32L07xxx/08xxx	0.0225	0.0020	0.0245	1000
STM32L412xx/422xx	0.0225	0.0020	0.0245	1000
STM32L43xxx/44xxx	0.0225	0.0020	0.0245	1000
STM32L45xxx/46xxx	0.0225	0.0020	0.0245	1000
STM32L47xxx/48xxx	V10.x	0.0225	0.0020	0.0245
	V9.x	0.0225	0.0020	0.0245


**Table 178. I2C bootloader minimum timings (ms) for STM32 devices (continued)**

Device	Start condition + one I2C byte sending	I2C line stretching	I2C connection	I2C timeout
STM32L496xx/4A6xx	0.0225	0.0020	0.0245	1000
STM32L4P5xx/4Q5xx	NA	NA	NA	NA
STM32L4Rxx/4Sxx	NA	NA	NA	NA
STM32L552xx/L562xx	0.0225	0.0020	0.0245	1000
STM32WBA52xx	0.0225	0.0020	0.0245	1000
STM32WB10xx/15xx/30xx/35xx/50xx/55xx	0.0225	0.0020	0.0245	1000
STM32U535xx/545xx	0.0225	0.0020	0.0245	1000
STM32U575xx/85xx	0.0225	0.0020	0.0245	1000
STM32U595xx/599xx/5A5xx/5A9xx	0.0225	0.0020	0.0245	1000

## 79.5 SPI connection timing

SPI connection timing is the time that the host must wait for between sending the synchronization data (0xA5) and receiving the first acknowledge response (0x79).

**Figure 106. SPI connection timing description**



**Table 179. SPI bootloader minimum timings (ms) for STM32 devices**

Device	One SPI byte sending	Delay between two bytes	SPI connection
All products	0.001	0.008	0.01

## Appendix A    Example of function to use the “ExitSecureMemory” function

```
/***
*****
* @file      main.c
*****
*****
*/
/* Includes -----
---*/
#include "main.h"

/* Private function prototypes -----
---*/
static void ConfigClock(void);

void JUMP_WITHOUT_PARAM(uint32_t jump_address);
void JUMP_WITH_PARAM(uint32_t jump_address, uint32_t magic, uint32_t
applicationVectorAddress);

/* Private functions -----
---*/
/*@
 * @brief Main program
 * @param None
 * @retval None
 */
int main(void)
{
    ConfigClock();

    uint32_t application_address          = 0x08000800;
    uint32_t exit_secure_memory_address   = 0x1FFF1E00;
    uint32_t magic_number                = 0x08192A3C;
    uint32_t exit_with_magic_number      = 0x0;

    if (exit_with_magic_number)
    {
        JUMP_WITH_PARAM(exit_secure_memory_address, magic_number,
application_address);
    }
}
```

```
        else
        {
            JUMP_WITHOUT_PARAM(exit_secure_memory_address);
        }
    }

/***
 * @brief ConfigClock
 * @param None
 * @retval None
 */
static void ConfigClock(void)
{
    /* Will be developped as per the template of the needed project */
}

/***
 * @brief JUMP_WITHOUT_PARAM
 * @param jump_address
 * @retval None
 */
void JUMP_WITHOUT_PARAM(uint32_t jump_address)
{
    asm ("LDR R1, [R0]");           // jump_address
    asm ("LDR R2, [R0,#4]");
    asm ("MOV SP, R1");
    asm ("BX R2");
}

/***
 * @brief JUMP_WITH_PARAM
 * @param jump_address, magic, applicationVectorAddress
 * @retval None
 */
void JUMP_WITH_PARAM(uint32_t jump_address, uint32_t magic, uint32_t
applicationVectorAddress)
{
    asm ("MOV R3, R0");           // jump_address
    asm ("LDR R0, [R3]");
    asm ("MOV SP, R0");
    asm ("LDR R0, [R3,#4]");
    asm ("BX R0");
}
```

```
***** (C) COPYRIGHT STMicroelectronics *****END OF  
FILE****/
```

## 80 Revision history

**Table 180. Document revision history**

Date	Revision	Changes
21-Feb-2019	36	<p>Updated <a href="#">Table 1: Applicable products</a>, <a href="#">Section 3: Glossary</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a>.</p> <p>Added <a href="#">Section 73: STM32WB30xx/35xx/50xx/55xx devices bootloader</a></p>
06-May-2019	37	<p>Updated <a href="#">Table 1: Applicable products</a>, <a href="#">Section 3: Glossary</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a>.</p> <p>Added <a href="#">Section 46: STM32G431xx/441xx devices bootloader</a>, <a href="#">Section 47: STM32G47xxx/48xxx devices bootloader</a></p>
08-Jul-2019	38	<p>Updated:</p> <ul style="list-style-type: none"> <li>- <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 71: STM32F413xx/423xx configuration in system memory boot mode</a>, <a href="#">Table 113: STM32H74xxx/75xxx configuration in system memory boot mode</a>, <a href="#">Table 114: STM32H74xxx/75xxx bootloader version</a>, <a href="#">Table 119: STM32L031xx/041xx configuration in system memory boot mode</a>, <a href="#">Table 140: STM32L43xxx/44xxx bootloader versions</a>, <a href="#">Table 141: STM32L45xxx/46xxx configuration in system memory boot mode</a>, <a href="#">Table 148: STM32L496xx/4A6xx bootloader version</a>, <a href="#">Table 162: STM32WB30xx/35xx/50xx/55xx bootloader versions</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>- <a href="#">Section 3: Glossary</a>, <a href="#">Section 4.1: Bootloader activation</a>, <a href="#">Section 41.1: Bootloader configuration</a>, <a href="#">Section 46.1: Bootloader configuration</a></li> <li>- <a href="#">Figure 64: Bootloader V9.x selection for STM32H74xxx/75xxx</a>, <a href="#">Figure 92: Dual bank boot implementation for STM32L4Rxxx/STM32L4Sxxx bootloader V9.x</a></li> </ul> <p>Added <a href="#">Note: in Section 4.2</a>, <a href="#">Note: in Section 15.3</a>, <a href="#">Note: in Section 52.1</a>, <a href="#">Note: in Section 54.1</a>, <a href="#">Section 41: STM32G03xxx/STM32G04xxx devices bootloader</a></p>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
16-Sep-2019	39	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 90: STM32G03xx/04xxx bootloader versions</a>, <a href="#">Table 138: STM32L412xx/422xx bootloader versions</a>, <a href="#">Table 140: STM32L43xxx/44xxx bootloader versions</a>, <a href="#">Table 142: STM32L45xxx/46xxx bootloader versions</a>, <a href="#">Table 144: STM32L47xxx/48xxx bootloader V10.x versions</a>, <a href="#">Table 146: STM32L47xxx/48xxx bootloader V9.x versions</a>, <a href="#">Table 148: STM32L496xx/4A6xx bootloader version</a>, <a href="#">Table 150: STM32L4P5xx/4Q5xx bootloader versions</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 4.2: Bootloader identification</a></li> </ul> <p>Added <a href="#">Figure 59: Dual bank boot implementation for STM32G47xxx/48xxx bootloader V13.x</a>, <a href="#">Section 70: STM32L552xx/STM32L562xx devices bootloader</a>, note in <a href="#">Section 73.3: Bootloader version</a></p>
03-Oct-2019	40	Updated <a href="#">Table 3: Embedded bootloaders</a> , <a href="#">Table 155: STM32L552xx/562xx bootloader versions</a> , <a href="#">Table 162: STM32WB30xx/35xx/50xx/55xx bootloader versions</a>
25-Oct-2019	41	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 82: STM32F72xxx/73xxx bootloader V9.x versions</a>, <a href="#">Table 84: STM32F74xxx/75xxx bootloader V7.x versions</a>, <a href="#">Table 86: STM32F74xxx/75xxx bootloader V9.x versions</a>, <a href="#">Table 88: STM32F76xxx/77xxx bootloader V9.x versions</a>, <a href="#">Table 89: STM32G03xxx/G04xxx configuration in system memory boot mode</a>, <a href="#">Table 114: STM32H74xxx/75xxx bootloader version</a>, <a href="#">Table 150: STM32L4P5xx/4Q5xx bootloader versions</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 18: STM32F2xxxx devices bootloader</a></li> </ul>
05-Dec-2019	42	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 3: Glossary</a></li> </ul> <p>Added: <a href="#">Section 53: STM32H7A3xx/B3xx devices bootloader</a>, <a href="#">Section 68: STM32L4P5xx/4Q5xx devices bootloader</a>, <a href="#">Section 74: STM32WLE5xx/55xx devices bootloader</a></p>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
04-Jun-2020	43	<p>Updated:</p> <ul style="list-style-type: none"> <li>- <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 99: STM32G431xx/441xx configuration in system memory boot mode</a>, <a href="#">Table 101: STM32G47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 102: STM32G47xxx/48xxx bootloader version</a>, <a href="#">Table 114: STM32H74xxx/75xxx bootloader version</a>, <a href="#">Table 116: STM32H7A3xx/7B3xx bootloader version</a>, <a href="#">Table 150: STM32L4P5xx/4Q5xx bootloader versions</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 155: STM32L552xx/562xx bootloader versions</a>, <a href="#">Table 161: STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a></li> <li>- <a href="#">Section 3: Glossary</a>, <a href="#">Section 39: STM32F74xxx/75xxx devices bootloader</a>, <a href="#">Section 41.1: Bootloader configuration</a>, <a href="#">Section 42.1: Bootloader configuration</a>, <a href="#">Section 46.1: Bootloader configuration</a>, <a href="#">Section 47.1: Bootloader configuration</a>, <a href="#">Section 52.1: Bootloader configuration</a></li> </ul> <p>Added:</p> <ul style="list-style-type: none"> <li>- <a href="#">Section 4.5: Bootloader UART baudrate detection</a>, <a href="#">Section 4.6: Programming constraints</a>, <a href="#">Section 4.7: ExitSecureMemory feature</a></li> <li>- Note: in: <a href="#">Section 28.1.1: Bootloader configuration</a>, <a href="#">Section 28.2.1: Bootloader configuration</a>, <a href="#">Section 29.1: Bootloader configuration</a>, <a href="#">Section 30.1: Bootloader configuration</a>, <a href="#">Section 32.1: Bootloader configuration</a>, <a href="#">Section 33.1: Bootloader configuration</a>, <a href="#">Section 34.1: Bootloader configuration</a>, <a href="#">Section 35.1.1: Bootloader configuration</a>, <a href="#">Section 35.2.1: Bootloader configuration</a><a href="#">Section 36.1: Bootloader configuration</a>, <a href="#">Section 37.1: Bootloader configuration</a>, <a href="#">Section 38.1: Bootloader configuration</a>, <a href="#">Section 39.1.1: Bootloader configuration</a>, <a href="#">Section 39.2.1: Bootloader configuration</a>, <a href="#">Section 40.1: Bootloader configuration</a></li> <li>- <a href="#">Figure 80: Dual bank boot Implementation for STM32L3x2xx/44xxx bootloader V9.x</a>, <a href="#">Figure 82: Dual bank boot Implementation for STM32L45xxx/46xxx bootloader V9.x</a>, <a href="#">Figure 88: Dual bank boot Implementation for STM32L496xx/4A6xx bootloader V9.x</a></li> <li>- <a href="#">Appendix A: Example of function to use the "ExitSecureMemory" function</a></li> </ul> <p>Deleted Figure 48. Access to securable memory area from the bootloader for STM32G03xxx/G04xxx, Figure 50. Access to securable memory area from the bootloader for STM32G07xxx/G08xxx, Figure 52. Access to securable memory area, Figure 54. Access to securable memory area</p>
29-Jul-2020	44	<p>Introduced STM32H72xxx/73xxx devices, hence added <a href="#">Section 51: STM32H72xxx/73xxx devices bootloader</a> and its subsections.</p> <p>Updated <a href="#">Section 3: Glossary</a>, note in <a href="#">Section 41.1: Bootloader configuration</a> and <a href="#">Section 73.1: Bootloader configuration</a>.</p> <p>Updated <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 8: ExitSecureMemory entry address</a>, <a href="#">Table 101: STM32G47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 116: STM32H7A3xx/7B3xx bootloader version</a>, <a href="#">Table 131: STM32L1xxxC configuration in system memory boot mode</a>, <a href="#">Table 133: STM32L1xxxD configuration in system memory boot mode</a>, <a href="#">Table 135: STM32L1xxxE configuration in system memory boot mode</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a> and <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a>.</p> <p>Updated <a href="#">Figure 64: Bootloader V9.x selection for STM32H74xxx/75xxx</a>.</p> <p>Minor text edits across the whole document.</p>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
06-Nov-2020	45	<p>Introduced STM32WB30xx, STM32WB35xx, STM32WI55xx in <a href="#">Table 1: Applicable products</a>, <a href="#">Table 3: Embedded bootloaders</a> and in <a href="#">Section 3: Glossary</a></p> <p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 65: STM32F410xx configuration in system memory boot mode</a>, <a href="#">Table 71: STM32F413xx/423xx configuration in system memory boot mode</a>, <a href="#">Table 77: STM32F446xx configuration in system memory boot mode</a>, <a href="#">Table 79: STM32F469xx/479xx configuration in system memory boot mode</a>, <a href="#">Table 81: STM32F72xxx/73xxx configuration in system memory boot mode</a>, <a href="#">Table 85: STM32F74xxx/75xxx configuration in system memory boot mode</a>, <a href="#">Table 87: STM32F76xxx/77xxx configuration in system memory boot mode</a>, <a href="#">Table 91: STM32G07xxx/8xxx configuration in system memory boot mode</a>, <a href="#">Table 99: STM32G431xx/441xx configuration in system memory boot mode</a>, <a href="#">Table 100: STM32G431xx/441xx bootloader version</a>, <a href="#">Table 101: STM32G47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 113: STM32H74xxx/75xxx configuration in system memory boot mode</a>, <a href="#">Table 114: STM32H74xxx/75xxx bootloader version</a>, <a href="#">Table 115: STM32H7A3xx/7B3xx configuration in system memory boot mode</a>, <a href="#">Table 116: STM32H7A3xx/7B3xx bootloader version</a>, <a href="#">Table 117: STM32L01xxx/02xxx configuration in system memory boot mode</a>, <a href="#">Table 119: STM32L031xx/041xx configuration in system memory boot mode</a>, <a href="#">Table 124: STM32L07xxx/08xxx bootloader versions</a>, <a href="#">Table 125: STM32L07xxx/08xxx configuration in system memory boot mode</a>, <a href="#">Table 137: STM32L412xx/422xx configuration in system memory boot mode</a>, <a href="#">Table 149: STM32L4P5xx/4Q5xx configuration in system memory boot mode</a>, <a href="#">Table 151: STM32L4Rxxx/4Sxxx configuration in system memory boot mode</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 161: STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 163: STM32WLE5xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 164: STM32WLE5xx/55xx bootloader versions</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a></li> <li>– title of <a href="#">Table 73: STM32WB30xx/35xx/50xx/55xx devices bootloader</a>, <a href="#">Table 161: STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 74: STM32WLE5xx/55xx devices bootloader</a>, <a href="#">Table 163: STM32WLE5xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 98: Bootloader V12.x selection for STM32WLE5xx/55xx</a>, <a href="#">Table 164: STM32WLE5xx/55xx bootloader versions</a></li> </ul>
02-Dec-2020	46	<p>Upadated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 89: STM32G03xxx/G04xxx configuration in system memory boot mode</a>, <a href="#">Table 101: STM32G47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 140: STM32L43xxx/44xxx bootloader versions</a>, <a href="#">Table 142: STM32L45xxx/46xxx bootloader versions</a></li> </ul> <p>Added following notes:</p> <ul style="list-style-type: none"> <li>– <a href="#">Note: on page 315</a>, <a href="#">Note: on page 322</a>, <a href="#">Note: on page 330</a>, <a href="#">Note: on page 342</a>, <a href="#">Note: on page 349</a></li> </ul>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
16-Feb-2021	47	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 8: ExitSecureMemory entry address</a>, <a href="#">Table 88: STM32F76xxx/77xxx bootloader V9.x versions</a>, <a href="#">Table 101: STM32G47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 137: STM32L412xx/422xx configuration in system memory boot mode</a>, <a href="#">Table 139: STM32L43xxx/44xxx configuration in system memory boot mode</a>, <a href="#">Table 141: STM32L45xxx/46xxx configuration in system memory boot mode</a>, <a href="#">Table 145: STM32L47xxx/48xxx configuration in system memory boot mode</a>, <a href="#">Table 147: STM32L496xx/4A6xx configuration in system memory boot mode</a>, <a href="#">Table 149: STM32L4P5xx/4Q5xx configuration in system memory boot mode</a>, <a href="#">Table 151: STM32L4Rxxx/4Sxxx configuration in system memory boot mode</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 161: STM32WB30xx/35xx/50xx/55xx configuration in system memory boot mode</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 3: Glossary</a></li> </ul> <p>Added <a href="#">Section 43: STM32G0B0xx device bootloader</a> and <a href="#">Section 44: STM32G0B1xx/0C1xx device bootloader</a></p>
01-Apr-2021	48	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 8: ExitSecureMemory entry address</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> </ul> <p>Added <a href="#">Section 45: STM32G05xxx/061xx devices bootloader</a> and <a href="#">Section 48: STM32G491xx/4A1xx devices bootloader</a></p>
06-Jul-2021	49	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 28.2.1: Bootloader configuration</a></li> <li>– <a href="#">Table 3</a>, <a href="#">Table 13</a>, from <a href="#">Table 15</a> to <a href="#">Table 20</a>, from <a href="#">Table 23</a> to <a href="#">Table 28</a>, <a href="#">Table 29</a>, <a href="#">Table 31</a>, <a href="#">Table 33</a>, <a href="#">Table 37</a>, <a href="#">Table 39</a>, <a href="#">Table 41</a>, <a href="#">Table 43</a>, <a href="#">Table 45</a>, <a href="#">Table 47</a>, <a href="#">Table 49</a>, <a href="#">Table 51</a>, <a href="#">Table 53</a>, <a href="#">Table 55</a>, <a href="#">Table 57</a>, <a href="#">Table 59</a>, <a href="#">Table 60</a>, <a href="#">Table 61</a>, <a href="#">Table 63</a>, <a href="#">Table 65</a>, <a href="#">Table 67</a>, <a href="#">Table 69</a>, <a href="#">Table 71</a>, <a href="#">Table 73</a>, <a href="#">Table 75</a>, <a href="#">Table 77</a>, <a href="#">Table 79</a>, <a href="#">Table 81</a>, <a href="#">Table 83</a>, <a href="#">Table 85</a>, <a href="#">Table 87</a>, <a href="#">Table 89</a>, <a href="#">Table 91</a>, <a href="#">Table 93</a>, <a href="#">Table 95</a>, <a href="#">Table 97</a>, <a href="#">Table 99</a>, <a href="#">Table 101</a>, <a href="#">Table 102</a>, <a href="#">Table 103</a>, <a href="#">Table 111</a>, <a href="#">Table 113</a>, <a href="#">Table 115</a>, <a href="#">Table 115</a>, <a href="#">Table 117</a>, <a href="#">Table 119</a>, <a href="#">Table 121</a>, <a href="#">Table 122</a>, <a href="#">Table 123</a>, <a href="#">Table 125</a>, <a href="#">Table 127</a>, <a href="#">Table 129</a>, <a href="#">Table 130</a>, <a href="#">Table 131</a>, <a href="#">Table 132</a>, <a href="#">Table 133</a>, <a href="#">Table 135</a>, <a href="#">Table 136</a>, <a href="#">Table 137</a>, <a href="#">Table 139</a>, <a href="#">Table 141</a>, <a href="#">Table 143</a>, <a href="#">Table 145</a>, <a href="#">Table 147</a>, <a href="#">Table 149</a>, <a href="#">Table 151</a>, <a href="#">Table 153</a>, <a href="#">Table 161</a>, <a href="#">Table 163</a>, <a href="#">Table 174</a></li> </ul> <p>Added <a href="#">Table 154: STM32L552cc/562xx special commands</a> and <a href="#">Section 72: STM32WB10xx/15xx devices bootloader</a></p>
23-Sep-2021	50	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 43.1: Bootloader configuration</a>, <a href="#">Section 44.1: Bootloader configuration</a></li> <li>– <a href="#">Table 1</a>, <a href="#">Table 2</a>, <a href="#">Table 3</a>, <a href="#">Table 92</a>, <a href="#">Table 112</a>, <a href="#">Table 114</a>, <a href="#">Table 116</a>, <a href="#">Table 140</a>, <a href="#">Table 160</a>, <a href="#">Table 162</a>, <a href="#">Table 174</a>, <a href="#">Table 175</a>, <a href="#">Table 176</a>, <a href="#">Table 177</a>, <a href="#">Table 178</a></li> </ul> <p>Added <a href="#">Section 76: STM32U575xx/85xx devices bootloader</a></p>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
20-Oct-2021	51	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 3</a>, <a href="#">Table 60</a>, <a href="#">Table 92</a>, <a href="#">Table 112</a>, <a href="#">Table 174</a></li> <li>– <a href="#">Section 28.2.1: Bootloader configuration</a></li> </ul>
04-Feb-2022	52	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 4.1: Bootloader activation</a>,</li> <li>– <a href="#">Table 1</a>, <a href="#">Table 2</a>, <a href="#">Table 3</a>, <a href="#">Table 7</a>, <a href="#">Table 92</a>, <a href="#">Table 114</a>, <a href="#">Table 174</a></li> <li>– <a href="#">Figure 54</a></li> </ul> <p>Added <a href="#">Section 5: STM32C011xx devices bootloader</a> and <a href="#">Section 6: STM32C031xx devices bootloader</a></p>
01-Mar-2022	53	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 3</a>, <a href="#">Table 111</a>, <a href="#">Table 112</a>, <a href="#">Table 174</a>.</li> <li>– <a href="#">Section 4.1: Bootloader activation</a>, <a href="#">Section 41.1: Bootloader configuration</a>, <a href="#">Section 42.1: Bootloader configuration</a>, <a href="#">Section 43.1: Bootloader configuration</a>, <a href="#">Section 45.1: Bootloader configuration</a></li> </ul>
20-Apr-2022	54	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 3</a>, <a href="#">Table 111</a>, <a href="#">Table 115</a>, <a href="#">Table 116</a>, <a href="#">Table 174</a></li> </ul>
22-Jun-2022	55	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 3</a>, <a href="#">Table 113</a>, <a href="#">Table 112</a>, <a href="#">Table 174</a></li> </ul>
14-Dec-2022	56	<p>Added <a href="#">Section 4.8: IWDG usage in Bootloader</a>, <a href="#">Section 71: STM32WBA52xx devices bootloader</a></p> <p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1</a>, <a href="#">Table 2</a>, <a href="#">Table 3</a>, <a href="#">Table 7</a>, <a href="#">Table 114</a>, <a href="#">Table 115</a>, <a href="#">Table 164</a>, <a href="#">Table 174</a>, <a href="#">Table 175</a>, <a href="#">Table 176</a>, <a href="#">Table 178</a></li> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 4.1: Bootloader activation</a></li> <li>– added note 1 in <a href="#">Table 91</a>, <a href="#">Table 93</a>, <a href="#">Table 95</a>, <a href="#">Table 99</a>, <a href="#">Table 101</a>, <a href="#">Table 103</a>, <a href="#">Table 137</a></li> </ul>
21-Feb-2023	57	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 7: Flash memory alignment constraints on STM32 products</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 3: Glossary</a>, <a href="#">Section 4.2: Bootloader identification</a></li> </ul> <p>Added <a href="#">Section 49: STM32H503xx devices bootloader</a>, <a href="#">Section 50: STM32H563xx/573xx devices bootloader</a>, <a href="#">Section 77: STM32U595xx/599xx/5A5xx/5A9xx devices bootloader</a></p>
04-Apr-2023	58	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Applicable products</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 174: Bootloader device-dependent parameters</a>, <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>, <a href="#">Table 176: USART bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 177: USB bootloader minimum timings (ms) for STM32 devices</a>, <a href="#">Table 178: I2C bootloader minimum timings (ms) for STM32 devices</a></li> <li>– <a href="#">Section 3: Glossary</a></li> </ul> <p>Added <a href="#">Section 75: STM32U535xx/545xx devices bootloader</a></p>

**Table 180. Document revision history (continued)**

Date	Revision	Changes
21-Jun-2023	59	<p>Updated <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 92: STM32G07xx/08xxx bootloader versions</a>, and <a href="#">Table 174: Bootloader device-dependent parameters</a>.            Minor text edits across the whole document.</p>
25-Oct-2023	60	<p>Updated <a href="#">Section 2: Related documents</a>, note in <a href="#">Section 4.1: Bootloader activation</a>, <a href="#">Section 50.3: Bootloader version</a>, and <a href="#">Section 63.1: Bootloader configuration</a>.            Updated <a href="#">Table 2: Bootloader activation patterns</a>, <a href="#">Table 3: Embedded bootloaders</a>, <a href="#">Table 62: STM32F401xB(C) bootloader versions</a>, <a href="#">Table 95: STM32G0B1xx/0C1xx configuration in system memory boot mode</a>, <a href="#">Table 105: STM32H503xx configuration in system memory boot mode</a>, <a href="#">Table 108: STM32H563xx/573xx configuration in system memory boot mode</a>, <a href="#">Table 110: STM32H563xx/573xx bootloader version</a>, <a href="#">Table 111: STM32H72xxx/73xxx configuration in system memory boot mode</a>, <a href="#">Table 113: STM32H74xxx/75xxx configuration in system memory boot mode</a>, <a href="#">Table 115: STM32H7A3xx/7B3xx configuration in system memory boot mode</a>, <a href="#">Table 153: STM32L552xx/562xx configuration in system memory boot mode</a>, <a href="#">Table 155: STM32L552xx/562xx bootloader versions</a>, <a href="#">Table 165: STM32U535xx/545xx configuration in system memory boot mode</a>, <a href="#">Table 165: STM32U535xx/545xx configuration in system memory boot mode</a>, <a href="#">Table 167: STM32U535xx/545xx bootloader versions</a>, <a href="#">Table 170: STM32U575xx/85xx bootloader versions</a>, <a href="#">Table 171: STM32U595xx/599xx/5A5xx/5A9xx configuration in system memory boot mode</a>, <a href="#">Table 173: STM32U595xx/599xx/5A5xx/5A9xx bootloader versions</a>, and <a href="#">Table 175: Bootloader startup timings (ms) for STM32 devices</a>.            Updated <a href="#">Figure 61: Bootloader V14 selection for STM32H503xx</a>, <a href="#">Figure 62: Bootloader V14 selection for STM32H563xx/573xx</a>, <a href="#">Figure 99: Bootloader V9.x selection for STM32U535xx/545xx</a>, <a href="#">Figure 100: Bootloader V9.x selection for STM32U575xx/85xx</a>, and <a href="#">Figure 101: Bootloader V9.x selection for STM32U595xx/599xx/5A5xx/5A9xx</a>.            Minor text edits across the whole document.</p>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved