
ELEC 5200/6200 (Fall 2021) Homework 4 Assigned 10/01/21, due 10/11/21

For questions 1-3 refer to the block diagram of the single cycle datapath below (see slides for listing of all signal names):



Question 1: Consider the instruction:

and rd, rs1, rs2 // Which performs the function: Reg [rd] = Reg[rs1] & Reg[rs2].

(a) What are the values of the control signals required to process this instruction? (4 points)

Branch =0

Memto Reg = 0

A100P = 000


Reg DS+ = 1

ALUSE(=0

Memwrite=0

Mem Read = 0

Reg Write = 1



Sign extended is only used for 76%, of instructions to it is ignored for all other instructions

Question 3: Assume a single cycle datapath has functional units with the following latencies:

Mem access: 250ps ALU: Reg file read: 150ps Mux: 25ps 200ps Adder: PC read: 150ps AND gate: 5ps 30ps Shift Left: Reg setup time: 20ps Sign extend: 35ps 15ps Control unit: ALU Ctrl: 10ps

Note: The PC read time is the time it takes from the beginning of the clock cycle for the new value to show up at the register output. Reg setup time is the minimum amount of time before the active clock edge that a signal must be held stable for it to be clocked into a register without errors.

- a) Determine the latency of an R-type instruction: (2 points)

 PC read + mem access + Fee Setup Fime + reg file read + MUX

 + control + Aluctri + ALU+ Mus + reg setup Fime + adder + MUX

 = 945 ps
- b) Determine the latency of a lw instruction. (2 points)

 PC read + mem access+ reg Setup time + mux + sign extended + control

 + Aluctri + ALU + mem access + mux + reg setup + time + adder + mux

 = 1230 ps
- c) Determine the latency of a sw instruction. (2 points)

 PC read + memacess + reg setuptime + mux + sign extended

 + control + ALUCARI + Alufme macces + mux + adder + mux

 = 1210 ps
- d) Determine the latency of the beq instruction. (2 points)

PCread+memaccess + reg setup lime + mux+ control+ Aludri + And Gate+ mux + sign extended+ Shift lest + ALU+ adder+mux =920ps

- e) Determine the latency of 1-type (ALU) instruction. (2 points)

 Re read + mem access + reg setup time + mux + control + ALU ctrl+ ALU

 T. MUX+ reg setup time + sign extended + adder + mux = 9200c
- f) Given the latencies calculated in parts (a) (e), determine the minimum clock period for this cpu. (2 points)

longest latency = 1230ps

CIK period must be 1230 ps to account for longest instuction time