



Fig.4 High Level Block Diagram that describes the external interface of the chip

4.1 Instruction Set Architecture (ISA)

The ISA of this processor consists of 16 instructions with a 4-bit fixed size operation code. The instruction words are 16-bits long. The following chart describes the instruction formats.

Operation	Opcode				Destination Reg				Source Reg				Target Reg			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD	0	0	0	0	Rd				Rs				Rt			
SUB	0	0	0	1	Rd				Rs				Rt			
AND	0	0	1	0	Rd				Rs				Rt			
OR	0	0	1	1	Rd				Rs				Rt			

XOR	0	1	0	0	Rd	Rs	Rt
NOT	0	1	0	1	Rd	Rs	
SLA	0	1	1	0	Rd	Rs	
SRA	0	1	1	1	Rd	Rs	
LI	1	0	0	0	Rd	Immediate	
LW	1	0	0	1	Rd	Rs	
SW	1	0	1	0		Rs	Rt
BIZ	1	0	1	1	Rs	Offset	
BNZ	1	1	0	0	Rs	Offset	
JAL	1	1	0	1	Rd	Offset	
JMP	1	1	1	0		Offset	
JR	1	1	1	1		Rs	

The Processor features five instruction classes:

1. Arithmetic (Two's Complement) ALU operation (2)

$$\text{ADD: } Rd = Rs + Rt$$

Operands A and B stored in register locations Rs and Rt are added and written to the destination register specified by Rd.

$$\text{SUB: } Rd = Rs - Rt$$

Operand B (Rt) is subtracted from Operand A (Rs) and written to Rd.

2. Logical ALU operation (6)

$$\text{AND: } Rd = Rs \& Rt$$

Operand A (Rs) is bitwise anded with Operand B (Rt) and written into Rd.

$$\text{OR: } Rd = Rs | Rt$$

Operand A (Rs) is bitwise ored with Operand B (Rt) and written into Rd.

$$\text{XOR: } Rd = Rs \wedge Rt$$

Operand A (Rs) is bitwise Xored with Operand B (Rt) and written into Rd.

$$\text{NOT: } Rd = \sim Rs$$

Operand A (Rs) is bitwise inverted and written into Rd.

$$\text{SLA: } Rd = Rs \ll 1$$

Operand A (Rs) is arithmetically shifted to the left by one bit and written into Rd.

$$\text{SRA: } Rd = Rs \gg 1$$

Operand A (Rs) is arithmetically shifted to the right by one bit and written into Rd. The MSB (sign bit) will be preserved for this operation.

3. Memory operations (3)

$$\text{LI: } Rd = \text{8-bit Sign extended Immediate}$$

The 8-bit immediate in the Instruction word is sign-extended to 16-bits and written into the register specified by Rd.

$$\text{LW: } Rd = \text{Mem}[Rs]$$

The memory word specified by the address in register Rs is loaded into register Rd.

$$\text{SW: Mem[Rs]} = \text{Rt}$$

The data in register Rt is stored into the memory location specified by Rs.

4. Conditional Branch operations (2)

$$\text{BIZ: PC} = \text{PC} + 1 + \text{Offset if Rs} = 0$$

If all the bits in register Rs are zero then the current Program Count (PC + 1) is offset to PC + 1 + Offset. The count is offset from PC + 1 because it is incremented and stored during the Fetch cycle.

$$\text{BNZ: PC} = \text{PC} + 1 + \text{Offset if Rs} \neq 0$$

If all the bits in register Rs are not zero then the current Program Count (PC + 1) is offset to PC + 1 + Offset.

5. Program Count Jump operations (3)

$$\text{JAL: Rd} = \text{PC} + 1 \text{ and } \text{PC} = \text{PC} + 1 + \text{Offset}$$

Jump and Link instruction would write current Program Count in register Rd and offset the program count to PC + 1 + Offset

$$\text{JMP: PC} = \text{PC} + 1 + \text{Offset}$$

Unconditional jump instruction will offset the program count to PC + 1 + Offset.

$$\text{JR: PC} = \text{Rs}$$

Jump Return instruction will set the Program Count to the one previously stored in JAL.

FETCH INSTRUCTION

Part 1

- Retrieve instruction word from main memory
- Increment Program Counter and store in ALU Out

Part 2

- Write Incremented Program Count
- Load Operands into latches from Register File