


For questions 1-3 refer to the block diagram of the single cycle datapath below (see slides for listing of all signal names):



Question 1: Consider the instruction:

and rd, rs1, rs2 // Which performs the function: $\text{Reg}[rd] = \text{Reg}[rs1] \& \text{Reg}[rs2]$.

(a) What are the values of the control signals required to process this instruction? (4 points)

Branch = 0
MemtoReg = 0
ALUOp = 000
RegDst = 1
ALUSrc = 0
MemWrite = 0
MemRead = 0
RegWrite = 1

(b) Which functional units (blocks in the block diagram) perform a useful function in the execution of this instruction? (2 points)

- PC
- Instruction register
- Reg file
- ALU

• PC adder

• MUX

(c) Which functional units produce no output when processing this instruction? (2 points)

Data Memory since MemRead = 0

(d) Which functional units produce output which is not used? (2 points)

- Sign extender
- Shift left 1
- Branch adder

Question 2: Consider a program which has the following mix of instructions:

R-type: 24%
Store: 10%

I-type (ALU): 28%
Branch: 11%

Load: 25%
Jump: 2%

(a) What percentage of instructions in the program access data memory? (2 points)

load + Store so, $25\% + 10\% = 35\%$

(b) What percentage of instructions in the program access instruction memory? (2 points)

R-type + I-type so, $24\% + 28\% = 52\%$

(c) What percentage of instructions in the program require the use of the sign extend unit? (2 points)

All but R-type gives sign extended
 $28\% + 25\% + 10\% + 11\% + 2\% = 76\%$

(d) What does the sign extend unit do during clock cycles when it is not required? (2 points)

Sign extended is only used for 76% of instructions
+ it is ignored for all other instructions

Question 3: Assume a single cycle datapath has functional units with the following latencies:

Mem access:	250ps	Reg file read:	150ps	Mux:	25ps
ALU:	200ps	Adder:	150ps	AND gate:	5ps
PC read:	30ps	Reg setup time:	20ps	Sign extend:	35ps
Shift Left:	15ps	Control unit:	40ps	ALU Ctrl:	10ps

Note: The PC read time is the time it takes from the beginning of the clock cycle for the new value to show up at the register output. Reg setup time is the minimum amount of time before the active clock edge that a signal must be held stable for it to be clocked into a register without errors.

- a) Determine the latency of an R-type instruction: (2 points)
- $$PC \text{ read} + \text{mem access} + \text{reg setup time} + \text{reg file read} + \text{mux} + \text{control} + \text{ALU ctrl} + \text{ALU} + \text{mux} + \text{reg setup time} + \text{adder} + \text{mux}$$
- $$= 945 \text{ ps}$$
- b) Determine the latency of a lw instruction. (2 points)
- $$PC \text{ read} + \text{mem access} + \text{reg setup time} + \text{mux} + \text{sign extended} + \text{control} + \text{ALU ctrl} + \text{ALU} + \text{mem access} + \text{mux} + \text{reg setup time} + \text{adder} + \text{mux}$$
- $$= 1230 \text{ ps}$$
- c) Determine the latency of a sw instruction. (2 points)
- $$PC \text{ read} + \text{mem access} + \text{reg setup time} + \text{mux} + \text{sign extended} + \text{control} + \text{ALU ctrl} + \text{ALU} + \text{mem access} + \text{mux} + \text{adder} + \text{mux}$$
- $$= 1210 \text{ ps}$$
- d) Determine the latency of the beq instruction. (2 points)
- $$PC \text{ read} + \text{mem access} + \text{reg setup time} + \text{mux} + \text{control} + \text{ALU ctrl} + \text{And Gate} + \text{mux} + \text{sign extended} + \text{shift left} + \text{ALU} + \text{adder} + \text{mux}$$
- $$= 920 \text{ ps}$$
- e) Determine the latency of l-type (ALU) instruction. (2 points)
- $$PC \text{ read} + \text{mem access} + \text{reg setup time} + \text{mux} + \text{control} + \text{ALU ctrl} + \text{ALU} + \text{mux} + \text{reg setup time} + \text{sign extended} + \text{adder} + \text{mux} = 980 \text{ ps}$$
- f) Given the latencies calculated in parts (a) – (e), determine the minimum clock period for this cpu. (2 points)

longest latency = 1230ps

CLK period must be 1230 ps to account for longest instruction time