Name: Paul Brock


Thursday, September 20, 2018

11:58 AM

Q1. In the system given, n=4, $V_{FS}=16V$.

- Find V_{out} for $V_{in}=10.24V$ (5)

- Continuing, find the binary code at the input of the DAC **(5)**



Code = _____ | 0 | 0

Q2. How many binary EB of memory can a 64 bit processor address? (5)

Ans = _____ Binary EB

Q3. Check all cases where the foreign atom is a donor (4)

- □ B in Si
- ✓ P in Si
- As in Si
- ☐ Si replacing In when introduced into InP

Q4. A Si sample is doped with $N_d = 2 \times 10^{17} cm^{-3}$, $N_a = 3 \times 10^{17} cm^{-3}$, find n and p. $n_i = 10^{10} cm^{-3}$.

$$P = N_0 - N_0 + \sqrt{N_0 - N_0}^2 + 4_{N_1}^2$$

$$P = |x_0|^{17}$$
2

$$N = \frac{\Gamma_1^2}{b}$$

Q5. Consider an n-type 10nm long Si resistor. Saturation velocity is $10^7 \frac{cm}{s}$. Electron mobility is $100 \frac{cm^2}{v_{re}}$. Calculate the highest voltage we can apply without breaking Ohm's law (5).

$$V = \frac{Vin}{L}$$

$$V_{highest} = \frac{Vin}{L}$$

$$V_{highest} = \frac{Vin}{L}$$

$$V = \frac{Vin}{L}$$

- 10 nm 1cm 1e-4
- Q6. The left and right contacts of a n-type semiconductor are biased at 0V and 5V, respectively, which of the following statements are true: (5):
 - ☑ The left contact acts as source of electrons
 - □ The right contact acts as source of electrons
 - Electrons flow from left to right
 - ✓ Current flows from left to right
 - □ Current flows from right to left
- **Q7**. Turn on voltage is 2.5V for all LEDs, V1 = -15V
 - a) Which diodes (e.g. D1, D2 ...) are lighting up? (5)
- D1
- D2
- D3
- **D4** D5
- D6
 - b) Calculate R1 in $k\Omega$ required for 5mA diode current (5).


5mA diode current (5).
$$4 \times 2.5 = (0)$$

$$V = 1R$$

$$\frac{5}{5} = 1 \text{ k.D.}$$





- Q8. Consider switching V1 from 5V to -5V, and the diode has a finite response time. Turn on voltage is 1V.
 - a) What is V(out) right after the switch? (3)



- $V(out) = \underline{\hspace{1cm}} 5$
 - b) Calculate the diode current in mA right after the switching including sign (2)

$$I(D_1) = \frac{-b \cdot b \cdot b \cdot 7}{mA}$$
 $V = IR$ $\frac{-5}{.75} = 6, b \cdot b \cdot 7 A$





$$\beta =$$

$$I_{c} = B_{F} \cdot I_{B}$$

$$I_{c} = I_{c} = I_{c$$

$$\beta = \frac{I_c}{I_b} = \frac{1.075}{10075} = 10$$

5V


Q10. For the Itspice simulation

a.
$$\beta_F$$
 (5) $\frac{1}{\Gamma_P} = \beta_F$

$$\beta_F = \frac{2}{2} \int \left(\frac{1}{2} \right) \left(\frac{1}{2} \right)$$

a.
$$\beta_R$$
 (5) $\beta_R = -\frac{\Gamma_C}{\Gamma_R} - 1$

shown, determine
a.
$$\beta_F$$
 (5)
$$\beta_F = \frac{1}{270.81833\mu A}$$
a. β_R (5)
$$\beta_R = \frac{1}{16}$$
op




 $400\mu A$

 $\beta_R = \frac{1}{2}$

Q11. From the spice simulation shown,

a) Find β_R (3) $\beta_R = \frac{1}{100} - \frac{1}{100} \frac{1}{1000} \frac{1}{10$

 $\beta_R = \frac{-380}{100}$ $\frac{\partial R}{\partial R} = \frac{1}{100} \frac{1}{100}$




Ic(Q1)

operation region (4)

c) The arrow on the transistor symbol means: (3, check all that apply)

It points from P to N It is meaningless

V It indicates the emitter




Q12. Design a 5V, 5A full wave bridge rectifier with a V_r no more than 10 mV. Von=0.5V. Frequency is 50Hz. $\omega = 2\pi f$.

$$T = \frac{1}{f} = \frac{1}{60}$$

a) Find C required (3).

a) Find V_P required (2).

- VP=VDC + 2 Von = 5 + 2...5 =
- b) Sketch $Vin=V_P\sin\omega t$ and V_{out} for the first complete period, from 0 to T, indicate time intervals during which D4 is on (5).



Q13.

Design a 4-resistor PNP biasing circuit to achieve: $V_{R_3} = 1V$. $V_{EC} = 2V$. $I_C = 1 \text{ mA. } \beta_F = 50. V_{CC} = 5V. \, \phi_t = 0.0258 \, V. \, I_S = 10^{-15} A. \, \text{Your}$ design should include $\overline{V_{EB}}$, R_1 , R_2 , R_3 , R_4 . Must use I_S for turn-on voltage

design should include
$$V_{EB}$$
, R_1 , R_2 , R_3 , R_4 . Must use I_S for turn-on voltage calculation. (10)

$$\sqrt{\frac{1}{10}} = \sqrt{\frac{1}{10}} = \sqrt{\frac{1}{10}}$$

$$R_{2} = \frac{V_{CC} - V_{EB}}{10 \text{ Tb}} \quad V_{B} = V_{CC} - V_{RE} - V_{EB} \quad V_{RE} = 1 \quad V_{B} - V_{CC} + V_{EB} = 0$$

$$V_{D} = -4.288 \quad V_{D} = -4.288 \quad V_{D}$$

$$R_{1} = \frac{V_{B}}{11I_{B}} = \frac{I_{C}}{J_{F}} = I_{B}$$

$$I_{B} = 2 \times 10^{-5} A$$

$$\frac{-4.288}{11.2 \times 10^{-5} A} \approx 19.5 \text{ k}$$

$$\frac{11.2 \times 10^{-5} A}{5 - .712} \approx 21.5 \text{ k}$$

$$\frac{-4.238}{11.2\times10^{-5}A} \approx 19.5 \text{ k} \Omega$$


$$\frac{5-.712}{10.2\times10^{-5}A} \approx 21.5 \text{ k} \Omega$$


- Q1. To use an NMOS as a closed switch, what are desired (6, 1.5 pts each):
- \square $V_{GS} < V_{TH}$
- \square $V_{DS} = V_{DD}$
- $V_{GS} \gg V_{TH}, V_{DS} \approx 0$
- **Q2**. Given a CMOS inverter, if we increase V_{DD} , what happens (6, 1.5 pts each):
- \bigvee V_{IL} (worst case input low) increases
- Noise margin high and low both increase
- Maximum speed increases
- \square τ_p increases
- Q3. Consider a symmetric CMOS inverter with 1ns delay, if we double (W/L) of PMOS, while keeping everything else the same, determine (6, 3 pts each):
 - a) High to low delay:

Ans =
$$\frac{\sqrt{5}}{100}$$
 ns a) Low to high delay:

Ans =
$$\sqrt{5}$$
 ns

Q4. For the Vin waveform given, draw waveforms of V(out1) and V(out2). Assume that the pulse high and low times are long enough for charging or discharging to complete. Vdd=4V. VTO=1 and -0.5 V for NMOS and PMOS, respectively (12).






Q5. (20).

Design a CMOS complex logic gate for


$$y = \overline{A(BC + D) + F(G + E)}$$

The worst case speed needs to be twice the speed of the reference CMOS inverter, where (W/L) is 2/1 for NMOS and 4/1 for PMOS. The reference design has a symmetric delay of 1ns.




Q6. Sketch qualitatively $I_{DS} - V_{GS}$ at $V_{DS} = 2 V$ for a NMOS transistor, VTO=1V. V_{GS} range is from 0V to 3V. **(10)**

- 1. Clearly label ON and OFF regions, for ON region, clearly label linear and saturation regions.
- 2. Write down the numerical values of V_{GS} at the transition points between regions.




Q7. Draw waveform for A, if initial value is unknown, write unknown (10)




Q7. Below are waveforms of input and **outputs** of a chain of 5 CMOS inverters, vertically separated. All inverter are identical in transistor size.

- 1. Label Vout(1), Vout(2), Vout(3), Vout(4), Vout(5) on the curves (3)
- 2. Which inverter (1st, 2nd ...?) has the largest load capacitance? (2)



Q8. Maximum speed of a CMOS inverter is 1GHz when VDD=1.2V, VTN=-VTP=0.2V, calculate the VDD you would need for 500MHz maximum speed, with everything being the same **(5)**.

Thin =
$$S \cdot f_p$$
 $f_{max} = V \cdot T_{min}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{2.5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$
 $S \cdot 00 = \frac{1}{5 \times 1} \times = \frac{1}{5 \times 1}$



1) Write y as a function of A, B, C, D.

Ans =
$$A+B((+p))$$


2) Assume W/L = 2/1 for all NMOS, 5/1 for all PMOS, which input switching combination below leads to shortest low to high delay?

A, B, C, D all switching from high to low, all else at high

- high

 A, C, D all switching from high to low, all else at high
- A, B switching from high to low, all else at high
- B, C switching from low to high, all else at low
- 3) Find the effective W/L of the NMOS network when all inputs switch together.

W kpmer Lames 200, 2.14 = 5.35 = W pmer



es Lamor = .749 um W = 1.8725 um
Lpmor = .35 um

Q10 (10). Design a symmetric CMOS inverter that can drive a 0.5pF load with a maximum speed of 200 MHz in a digital system. VTO (NMOS)=0.5V. VTO(PMOS)=-0.5V. KP(NMOS)=200 μ A/V². KP(PMOS)=80 μ A/V². VDD=3.3V. Minimum feature size is 0.35 μ m. W, L values for both NMOS and PMOS need to be calculated.

$$T_{p} = 2.4 R_{on}C \qquad f_{max} = \frac{1}{5 \cdot C_{p}} \qquad T_{min} = 5 C_{p} \qquad f_{max} = \frac{1}{5 \cdot C_{p}}$$

$$1_{ns} = 2.4 R_{on} \cdot 5_{p}F \qquad R_{on} = .833330L$$

$$R_{on} = \frac{1}{(k!)(!)(V_{GT})} \qquad V_{GT} = V_{GS} - V_{TH}$$

$$3.3 - .5 = 2.8 = V_{GT}$$

$$833.33 = \frac{1}{(200.10^{-6})(!)(!)(2.8)} \qquad \frac{1}{N_{Mos}} = \frac{2.14}{1} = \frac{x}{.35} \times = 1.8725$$

$$\frac{5.35}{35} = \frac{x}{.35} \times = 1.8725$$