

ELEC-5200

# Computer Architecture

FROM: Jacob Howard

TO: Dr. Harris & Tucker Johnston

DUE DATE: 11/11/21

## CPU Design – Part 4

Operation	Format	Opcode (3-bits)	Destination Reg. (3-bits)	Source Reg. (3-bits)	Target Reg. (3-bits)	F4	Description
<i>Arithmetic Instructions</i>							
<b>add</b>	R	000	Rd	Rs <sub>1</sub>	Rs <sub>2</sub>	0000	Adds: $Rd = Rs + Rt$
<b>sub</b>	R	000	Rd	Rs <sub>1</sub>	Rs <sub>2</sub>	0001	Subtracts: $Rd = Rs - Rt$
<b>and</b>	R	000	Rd	Rs <sub>1</sub>	Rs <sub>2</sub>	0010	Logic AND: $Rd = Rs \& Rt$
<b>or</b>	R	000	Rd	Rs <sub>1</sub>	Rs <sub>2</sub>	0011	Logic OR: $Rd = Rs   Rt$
<b>xor</b>	R	000	Rd	Rs <sub>1</sub>	Rs <sub>2</sub>	0100	Logic XOR: $Rd = Rs \wedge Rt$
<b>sl</b>	R	000	Rd	Rs <sub>1</sub>	----	0101	Shifts left: $Rd = Rs \ll 1$
<b>sr</b>	R	000	Rd	Rs <sub>1</sub>	----	0110	Shifts right: $RD = Rs \gg 1$
<i>Immediate Arithmetic (extra un-unique instructions)</i>							
<b>addi</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0000	Add Immediate: $Rd = Rs + imm$
<b>andi</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0001	Logic AND immediate: $Rd = Rs \& imm$
<b>ori</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0010	Logic OR immediate: $Rd = Rs   imm$
<b>xori</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0011	Logic XOR immediate: $Rd = Rs \wedge imm$
<b>sli</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0100	Shift left immediate:
<b>sri</b>	i	001	Rd	Rs <sub>1</sub>	Immediate	0101	Shift right immediate:
<i>Load/store instructions</i>							
<b>lw</b>	i	010	Rd	Rs <sub>1</sub>	Immediate	0000	Load word: $Rd = Rs_1 + imm$
<b>sw</b>	s	011	----	Rs <sub>1</sub>	Rs <sub>2</sub>	0000	Store word: $M[R[Rs_1] + imm][15:0] = [Rs_2][15:0]$
<i>Branches/Jumps</i>							
operation	Type: sb	Opcode 3-bits	3-bits	3-bits	4-bits	F4	Description

beq	sb	100	Rs <sub>1</sub>	Rs <sub>2</sub>	immidiate	0000	Branch if equal to: if(Rs==Rt)PC=PC+imm
bgt	sb	100	Rs <sub>1</sub>	Rs <sub>2</sub>	immidiate	0001	Branch if greater than: If(Rs <sub>1</sub> >Rs <sub>2</sub> )PC=PC+imm
bge	sb	100	Rs <sub>1</sub>	Rs <sub>2</sub>	immidiate	0010	Branch if greater than or equal to: If(Rs <sub>1</sub> >=Rs <sub>2</sub> )PC=PC+imm
blt	sb	100	Rs <sub>1</sub>	Rs <sub>2</sub>	immidiate	0011	Branch if less than: If(Rs <sub>1</sub> <Rs <sub>2</sub> )PC=PC+imm
Operation	Type: uj	Opcode 3-bits	3-bits	10-bis	Description		
jal	uj	101	Rd	Immediate	Jump and link: Rd=PC+4;PC=Rs1+imm		
Operation	Format	Opcode (3-bits)	Destination Reg. (3-bits)	Source Reg. (3-bits)	Target Reg. (3-bits)	F4	Description
jalr	i	110	Rd	Rs <sub>1</sub>	immidiate	0000	Jump and link register: Rd=PC+4;PC=Rs1+imm
Halt							
halt	-	111	-	-	-	0000	Halts the processor

## Instructions

Above is an overview of the instructions made in Part 1 of the CPU Design Project. This will be a helpful table to reference for this part of the project (shown above due to format errors in word). You may also reference below for the instruction format table. This will also be useful to reference to understand overall design.


In this project, we were required to connect all of our Verilog datapath modules together and write test instructions to verify functionality.

Type	15 <sup>th</sup> bit	14-12	11-9	8-6	5-3	2-0 bits
<b>R-Type</b>	Func4[3]	R2	R1	Func4[2:0]	Rd	opcode
<b>I-Type</b>	Imm[3:0]		R1	Func4[2:0]	rd	opcode
<b>S-Type</b>	Imm[3]	R2	R1	Func4[2:0]	Imm[2:0]	opcode
<b>SB-Type</b>	Imm[3]	R2	R1	Func4[2:0]	Imm[2:0]	opcode
<b>UJ-Type</b>	Imm[9:0]				rd	opcode

*Format Table*

## Datapath


Below is an image of the current datapath being used in the design. The goal for this part of the project is to connect everything together and verify instruction functionality. (*Note that the ALU Control block should only not be connected to the MUX, but to the ALU. When trying to fix this, the datapath software I was using would not let me remove the green wire connecting the control to the mux.*)

*Datapath*


## Testing

Previously, I had written two modules to connect all DataPath blocks together. I have now converted the top-level design to one module named “*cpu*”. Though I have created a simplified module to connect every block and verified connections, I receive too undecisive vivado errors. I have spent many ours trying to fix all issues, but I am not sure what left to verify. Indidul blocks function as expected during testing and I have verified the top-level cpu module multiple times. I have gone to the TA for assistance and had peers review my top-level module, but I still receive simulation erros.

The errors and tlc consol can be seen below in a labeled screenshot. My top-level module code is also shown below and correctly labeled. I will show my test case code I had written for the top-level cpu module. Lastly, I will show some example instructions I was trying to run. The example instructions are labbled and shown in binary and assembly with descriptions.



### *Vivado Simulation Erros*



### *TLC Consol Erros*

```
21 |
22 |
23 | module cpu(
24 |     input clk,
25 |     input reset,
26 |     input [2:0] Inr,
27 |     output [15:0] OutValue,
28 |     //output [15:0] PC,
29 |     output [1:0] MemOp,
30 |     output [15:0] MemAddr,
31 |     input [15:0] MemReadData,
32 |     output [15:0] MemWriteData
33 | );
34 |
35 | wire [15:0] mux1;
36 | wire halt;
37 | wire [15:0] PC_out;
38 | wire [15:0] SignExtPCAdderOut;
39 | wire [15:0] PCAdderOut;
40 | wire branchGateOut, jump;
41 | wire [15:0] Instruction;
42 | wire branch, mem_read_write, mem_to_reg;
43 | wire [2:0] ALUOp;
44 | wire ALUSrc, RegWrite;
45 | wire [15:0] mux3out;
46 | wire [15:0] RegReadData1, RegReadData2;
47 | wire [15:0] signIout;
48 | wire [15:0] mux2out;
49 | wire [4:0] control;
50 | wire [15:0] ALUout;
51 | wire branch_gate;
52 | wire [15:0] dataMem;
53 | wire MemToReg;
```

*Top-Level “CPU” Code (Lines 23-53)*

```

55 PC pc(.halt(halt), .mux1(mux1), .clk(clk), .reset(reset),
56 .PC_out(PC_out));
57
58 branchMUX MUX1 (.PCadder(PCadderOut), .signExtAdder(SignExtPCadderOut),
59 .branchGate(branchGateOut), .jump(jump), .branchMUX_out(mux1));
60
61 PCadder pcAdder(.PC_in(PC_out), .PCadderOut(PCadderOut));
62
63 InstructionMemory IntrucMem (.Addr(PC_out), .data(Instruction));
64
65 ControlUnit controlUnit (.Instruction(Instruction), .branch(branch), .jump(jump),
66 .mem_read_write(mem_read_write), .mem_to_reg(mem_to_reg), .ALUOp(ALUOp),
67 .ALUSrc(ALUSrc), .RegWrite(RegWrite), .halt(halt));
68
69 RegisterFile registerFile(.Instruction(Instruction), .clk(clk),
70 .RegWriteData(mux3out), .RegWrite(RegWrite), .RegReadData1(RegReadData1), .RegReadData2(RegReadData2));
71
72 SignExtended signEx(.Instruction(Instruction), .signIout(signIout));
73
74 SignExtPCadder adder2(.PC(PC_out), .signExt(signIout), .SignExtPCadderOut(SignExtPCadderOut));
75
76 reg_signExt_mux mux2(.regFile(RegReadData2), .signExt(signIout), .ALUSrc(ALUSrc),
77 .muxOut(mux2out));
78
79 ALUControl aluCont(.ALUOp(ALUOp), .Instruction(Instruction), .control(control));
80
81 ALU alu(.r1(RegReadData1), .mux2(mux2out), .ALUControl(control), .ALUout(ALUout), .branch_gate(branch_gate));
82
83 BranchGate andGate(.ALU(branch_gate), .branch(branch), .BranchGateOut(branchGateOut));
84
85 DataMemoryMUX mux3(.dataMem(dataMem), .ALU(ALUout), .MemToReg(MemToReg), .muxOut(mux3out));
86
87
88 endmodule

```

*Top-Level “CPU” Code (Lines 55-8)*

```

23 module cpuTest();
24 /*...*/
37 reg clk, reset;
38 reg [2:0] Inr;
39 wire [15:0] OutValue;
40
41 cpu DUT (.clk(clk), .reset(reset), .Inr(Inr), .OutValue(OutValue));
42
43 initial begin
44     clk = 0;
45     reset = 0;
46     Inr = 0;
47     #5 reset = 1;
48     #5reset = 0;
49
50 end
51 always #5 clk = ~clk;
52
53 endmodule

```

*Top-Level “CPU” Testbench*

Imm	R1	Func	Rd	Op	ASSEMBLY	DESC.		
0001	001	000	001	001	addi x1, 1, x1	storing 1 into x1		
Func[3]	R2	R1	Func[2:0]	Rd	Op	ASSEMBLY	DESC.	
0	001	001	000	001	000	dd x1, x1, x1	adding 1+1 and storing 2 back into x1	
0	001	001	001	001	000	sub x1, x1, x1	subtracting 2-2 and storing 0 into x1	
Imm	R1	Func	Rd	Op	ASSEMBLY	DESC.		
0001	001	000	010	001	addi x1, 1, x2	storing 1 into x2 for testing next arrithmetic instruction		
Func[3]	R2	R1	Func[2:0]	Rd	Op	ASSEMBLY	DESC.	
0	010	001	010	000	000	and x2, x1, x1	AND'ing 1 and 0 and storing 0 into x1	
Imm	R1	Func	Rd	Op	ASSEMBLY	DESC.		
0001	000	010	001	001	andi x0, x1, 1	AND'ing im 1 and 0 and storing in x1		
0001	000	010	001	001	ori x0, x1, 1	OR'ing im 1 and 0 and storing in x1		
Imm[3]	R2	R1	Func[2:0]	Imm[2:0]	Op	ASSEMBLY	DESC.	
0	001	001	000	001	100	beq x1, x1, 1	branching 1 line	
0	000	010	001	001	100	bgt x0, x2, 2	not branching 2 lines bc 0<1	
Imm[9:0]			Rd			Op	ASSEMBLY	
0000000001			011			101	Jal x3, 1	
Imm[3]		R1		Func[2:0]		Rd	Op	ASSEMBLY
001		001		000		010	110	jalr x1, x2, 1
Don't Care			Op			ASSEMBLY	DESC.	
xxxxxxxxxxxxxx			111			Halt	Halts cpu	
Imm	R1	Func	Rd	Op	ASSEMBLY	DESC.		
0001	100	000	100	001	addi x4, x4, 1	Using addi to test the halt (storing 1 into x4)		

*Test Instructions*

*(Stored in .mem file as 16-bit words)*