

Full Practice Test 2

1) Which of the following will become better if we decrease the V_{DD} of a CMOS inverter?

☐ Speed

☐ Delay

☒ Power

☐ Noise Margin

☐ V_{IH}

2) Consider a symmetric CMOS inverter with 1 ns delay, if we double k of NMOS, while keeping everything else the same, determine low to high delay in ns.

A: low to high is handled by PMOS, high to low is handled by NMOS, so delay of low to high does not change

3) Explain why CMOS logic has zero standby power according to many textbooks. What assumptions are made in drawing such a conclusion? If we consider sub-threshold current, how is the answer affected?

A: One CMOS gate will be off (either NMOS or PMOS), resulting in no current flow, no current means no power consumption. If current is below threshold, there will be finite current flow therefore finite power consumption.


- 4) Design CMOS complex logic gate for 'y'. The worst case speed needs to be twice the speed of the reference CMOS inverter, in which N_{MOS} $\frac{W}{L}$ is 3/1 and P_{MOS} is 2/1.

$$y = (C+E)(G+(B+D)A) + F$$

half the delay (twice the speed)


$$2 \cdot \frac{V}{L} \rightarrow 2 \cdot \frac{3}{1} = \frac{4}{1} \text{ for } N_{MOS}$$

$$\frac{1}{\left(\frac{W}{L}\right)_1} + \frac{1}{\left(\frac{W}{L}\right)_2} = \frac{1}{\left(\frac{W}{L}\right)_{eff}}$$



5) View complex CMOS Logic Circuit below

a)



Q: Assuming that $\frac{W}{L}$ for all NMOS is $\frac{2}{1}$ and all PMOS is $\frac{3}{1}$. Which input switching combinations below lead to the longest high to low delay?

~~NMOS~~ handles high to low
~~PMOS~~ handles low to high

A: largest NMOS chain is B, C and B, D equally

b) What is the effective $\frac{W}{L}$ of the PMOS network when all inputs switch together?

To find answer, add all pmos $\frac{W}{L}$ together, accounting for

Series and parallel connections, Series = $\frac{1}{\frac{W}{L}} + \frac{1}{\frac{W}{L}}$; parallel = $\frac{W}{L} + \frac{W}{L}$

All PMOS $\frac{W}{L} = 3$

$$C+D = \frac{1}{\frac{3}{1}} + \frac{1}{\frac{3}{1}} = \frac{2}{3} \quad C+D||B = \frac{2}{3} + \frac{3}{1} = \frac{9}{2}$$

$$(C+D||B) + A = \frac{1}{\frac{9}{2}} + \frac{1}{\frac{3}{1}} = \frac{1.8}{1}$$

6) Design a Symmetric CMOS inverter that can drive a capacitive load of 0.5 pF with a maximum speed of 500 MHz in a digital system. $V_{th}(Nmos) = 0.2V$ $V_{th}(Pmos) = -0.2V$

$$k_p(Nmos) = 1000 \mu \quad k_p(Pmos) = 500 \mu$$

$$V_{DD} = 1.2V, \text{ min size is } 28nm$$

$$C = 0.5 pF \quad (10^{-12})$$

$$\text{max speed} = 500 MHz \rightarrow \frac{1}{5\tau_p} = 500 MHz \rightarrow \tau_p = 0.4 ns$$

$$\text{Digital System means } \tau_p = 2.4 R_{on} C \rightarrow R_{on} = \frac{\tau_p}{2.4C} = \frac{0.4 ns}{2.4(0.5 pF)} = 333 \Omega$$

$$\frac{W}{L}_N = \frac{1}{k_p R_{on} (V_{DD} - V_{th})} = \frac{3}{1} = \boxed{\frac{84 nm}{28 nm}} \text{ Nmos}$$

$$\frac{W}{L}_P = \frac{k_N}{k_P} \cdot \left(\frac{W}{L}\right)_N = \frac{1000}{500} \left(\frac{3}{1}\right) = \frac{6}{1} = \boxed{\frac{168 nm}{28 nm}} \text{ Pmos}$$

