Grade Soupe Ponchas Full Practice Test 2 1) Which of the following will become better it we decrease the Vop of a Comos invotor? 1 Speed 1 Delay 1 Par DNoise Marsin Consider a Symmetric Conos inverter with Ins delay, if we double to of Mmos, while treeping everything else The same, determine low to high delay in ns. A: low to hish is handled by PMOS, high to low is handled by whos, so delay of law to high does not change Explain why emos logic has zero stenday porce according to many textboles. What assumptions are made in drawing such a conclusion? If we consider Sub-threshold covert, how is the answer affected? A: One Emos gate will be off (either NMOS or PMOS) resulting in no covert flow, no cowent wears no pover consumption. It count is below threshold, there will be finite crient fla therefore finite pour consumption.

Design Comes complex logic gate for y'. The west 4 case speed needs to be thice the speed of the reformer CMOS invester, in which NMS YLIS / and PMS is %. Y= (C+E)(G+(B+D)A)+F half the delay Chrice Hesperd 2. 7 2. 7 = 4 for Nand P. C-01 19 6-01 19 E-01 18 A-01 1 0-01 19 (Y) (Y) (Y) eff F-1 4 C-17 E-17 G-17 B-17 D-19

View corplex CMOS Logic Clout below 9 Q: Assuming that I for all NMOS is Zand all PMOS is To Which A-cl input shitching combinenters below C-01! lend to the largest high to lar delay? & NMOS handles high to low A: largest MMOS chan is B, C and B,D equally b) What is the effective W/L of the PMOS networks when all mants switch together? A To find answer, add all prines = together, accounting for Series and parallel connections, Sailes = 1 + 1 : porvale = 1+1 All pmcs == 3  $C+D = \frac{1}{7} + \frac{1}{3} = \frac{3}{3} C+D || B = \frac{3}{3} + \frac{7}{1} = \frac{9}{3}$  (C+O||B) +  $A = \frac{1}{9} + \frac{1}{7} = \frac{11.8}{3}$ 

Design a Symmetric CMOS inviter that can drive a capacitie land of O.Spf. with a maximum good of 500, MHZ in a digital System. Vto(Nmos)= O.D.V Vto(PMos)=-0.2V kp(Nmos) = 1000 M kp(PMos) = 500 m Vop= 1.2V , min sizz is 28 mm C= 0.5 pt (10-12) man speed = 500 MHz -7 1 = 500 MHz -7 7 = 0.4 mS Dizital System means 7=2.4 Por -7 Por = 34 = 0.4 ms = 333/ LN = 1 = 3 = 84 nm NMES LP= KN (L)N= 1000(3)= 6= 168 nm PMOS