

COL216 LAB 2C - REGISTER FILE

Jahnabi Roy and Abhinav Rajesh Shripad

22nd February, 2024

1 Register File

In this part, we made a register file circuit and tested it on logisim via the clock ticks enabled feature (simulation). For testing, logging was used to record the *test_vectors* loaded manually and is attached along with the submission. Clock is tick enabled and is thus working for the entire duration of testing.

1.1 Exception Handling

To handle the mentioned exception of zero register, we have set the value of register zero to 0 and adjusted the RegWEn signal accordingly; thus not changing its value. The attached screenshot shows the working of the aforementioned situation.




Fig. Attempting to write into the *x0* register.




Fig. The value of $x0$ shown as read after the above operation.

1.2 General cases

The following screenshots show the general working of the circuit; action triggered at rising edge of the clock and RegWEn signal managing the data written into the respective specified registers.

