

Digital and SoC Design

Course Project

[Jaideep Singh Heer \(M20CS056\)](#)



System design

The convolution kernel is designed as a combinational circuit to compute a convolution of $2^T \times 2^T$ Kernel on any input matrix $M \times M$. This is achieved using Carry Look-Ahead Adders and Array Multipliers. First, Vector Dot Product component is created using the Carry Look-Ahead Adders and Array Multipliers, then these Vector Dot Product components are used to convolve the given kernel over the input matrix by treating both the kernel and the convolution area as one long flat vector and performing a dot product of both.


Compilation Requirements

Compiling the code on ModelSim requires setting the VHDL language version to 2008 for all code files. This is due to the definition of vector_T and matrix_T data types requiring some newer features. To set the VHDL version,


- Select all files in the project.
- Right-click and click on properties.
- Under the VHDL tab, select 'Use 1076-2008' radio button for Language Syntax.
- Click OK and compile all files.



Array Multiplier




Vector Multiplier



The screenshot shows the ModelSim Altera Starter Edition 10.1b interface. The top menu bar includes File, Edit, View, Compile, Simulate, Add, Wave, Tools, Layout, Bookmarks, Window, and Help. Below the menu is a toolbar with various icons for file operations, simulation, and viewing. The main workspace is divided into several panes. On the left, the 'Objects' pane shows a hierarchical tree of the design, including 'convolution_kernel_tb' and its components like 'inst', 'clock_inst', 'line_63', 'standard', 'text0', 'std_logic_1164', 'numeric_std', and 'types'. The 'Processes (Active)' pane shows a list of active processes. The 'Wave' pane displays a signal trace for 'convolution_kernel_tb' and its components, showing digital signals over time. The 'Transcript' pane at the bottom shows the simulation log, including a warning about the extended dataflow license.

Clock

Diagram



Description


This clock simply switches between '1' and '0' with the given time period.

Internally, it uses the transport delay feature of VHDL.

The default time period is set to 10 ns.

If enable != '1' then the output is set to high impedance.

Note: Even when enable != '1' the clock continues to tick.



Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
time_period	time	10 ns	Time period of the clock.

Table 1.2 Ports

Port name	Direction	Type	Description
enable	in	std_logic	If set to anything other than '1', then O/P is high impedance.
output	out	std_logic	Either '1' or '0' depending on the clock signal.

Signals, constants and types

Signals


Name	Type	Description
internal clock	std_logic	

Processes

- **clock tick:** (*enable, internal clock*)

Half Adder

Diagram



Description

This is half adder combinational circuit.
If enable != '1' then the output is set to high impedance.

Generics and ports


Table 1.1 Generics

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	std_logic	Input bit A.
B	in	std_logic	Input bit B.
S	out	std_logic	Output bit Sum.
C_out	out	std_logic	Output bit Carry.
enable	in	std_logic	If not = '1', output is high impedance and internal state is frozen.

Full Adder

Diagram



Description

This is full adder combinational circuit.
If enable != '1' then the output is set to high impedance.

Generics and ports

Table 1.1 Generics

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	std_logic	Input bit A.
B	in	std_logic	Input bit B.
C_in	in	std_logic	Input bit Carry.
S	out	std_logic	Output bit Sum.
C_out	out	std_logic	Output bit Carry.
enable	in	std_logic	If not = '1', output is high impedance and internal state is frozen.


Signals, constants and types

Signals

Name	Type	Description
I	std_logic	Common signal A xor B.

Carry Look-ahead Adder

Diagram



Description

A N-bit adder using carry look-ahead.

This is combinational circuit.

If enable != '1' then the output is set to high impedance.

Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
bit_width	integer	4	The bit wifth of input integers.

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	std_logic_vector(bit_width - 1 downto 0)	Input integer A.
B	in	std_logic_vector(bit_width - 1 downto 0)	Input integer B.
S	out	std_logic_vector(bit_width - 1 downto 0)	Output Sum=A+B.
C_out	out	std_logic	Output Carry.
enable	in	std_logic	If not = '1', output is high impedance.


Signals, constants and types

Signals

Name	Type	Description
G	std_logic_vector(bit_width - 1 downto 0)	Generate signals
P	std_logic_vector(bit_width - 1 downto 0)	Propagate signals
C	std_logic_vector(bit_width downto 0)	Carry buffer

Array Multiplier

Diagram



Description

A N-bit multiplier using add-shift.

Note: The output has double the bit width of the input.

This is combinational circuit.

If enable != '1' then the output is set to high impedance.

Reference: <https://faculty.weber.edu/fonbrown/ee3610/arraymult.txt>

Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
bit_width	integer	8	The bit width of input integers.

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	std_logic_vector(bit_width - 1 downto 0)	Input integer A.
B	in	std_logic_vector(bit_width - 1 downto 0)	Input integer B.
P	out	std_logic_vector(2 * bit_width - 1 downto 0)	Output result A*B.
enable	in	std_logic	If not = '1', output is high impedance.

Signals, constants and types

Signals


Name	Type	Description
M	Array_T(bit_width downto 0, bit_width - 1 downto 0)	Used to store bit multiplications A(i) and B(i).
S	Array_T(bit_width - 1 downto 0, bit_width - 1 downto 0)	Used to store intermediate sums.
C	Array_T(bit_width - 1 downto 0, bit_width - 2 downto 0)	Used to store intermediate carry.

Types

Name	Type	Description
Array_T		Type for 2D array of std_logic.

Vector Dot Product Unit

Diagram



Description

A N-bit 2^T length vector multiplier (dot product) using array multipliers and carry lookahead adders.

It requires 2^T as it uses logarithmic parallel addition by dividing the addition into T stages of carry look-ahead adders.

Note: The output has double the bit width of the input.

This ignores (discards carry) any integer overflows during accumulation of the dot product.

NOTE: To compile this file please set modelsim to use VHDL 2008 for all files. See:

<https://forums.xilinx.com/t5/Synthesis/Array-of-Unconstrained-Array/td-p/681253>

This is combinational circuit.

If `enable != '1'` then the output is set to high impedance.

Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
bit_width	integer	8	Bit width for input integers.
vector_size_pow_of_2	integer	2	The length 2^T of input vectors.

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	<code>vector_T(2 ** vector_size_pow_of_2 - 1 downto 0)(bit_width - 1 downto 0)</code>	Input vector A.
B	in	<code>vector_T(2 ** vector_size_pow_of_2 - 1 downto 0)(bit_width - 1 downto 0)</code>	Input vector B.
D	out	<code>std_logic_vector(2 * bit_width - 1 downto 0)</code>	Output number A.B (dot product). Has integers with $2 * \text{bit_width}$ bits.
enable	in	<code>std_logic</code>	If not = '1', output is high impedance and internal state is frozen.

Signals, constants and types

Signals

Name	Type	Description
AddBuffer	<code>Array_T(vector_size_pow_of_2 downto 0, 2 ** vector_size_pow_of_2 - 1 downto 0)(2 * bit_width - 1 downto 0)</code>	Stores addition stages

Types

Name	Type	Description
------	------	-------------

Array_T	Type for 2D array of std_logic.
---------	---------------------------------

Convolution Kernel

Diagram



Description

A N-bit $K \times K$ convolution kernel processor for a $M \times M$ input matrix.

Uses a stride of 1 since with 1-stride output any other stride output can be extracted.

Uses array multipliers and carry lookahead adders via Vector Dot Product Units.

Note: The output has double the bit width of the input.

NOTE: To compile this file please set modelsim to use VHDL 2008 for all files. See:

<https://forums.xilinx.com/t5/Synthesis/Array-of-Unconstrained-Array/td-p/681253>

This is combinational circuit.

If enable \neq '1' then the output is set to high impedance.

Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
bit_width	integer	4	Bit width for every integer.
input_matrix_size	integer	7	The matrix dimension $M \times M$.
kernel_size_pow_of_2	integer	2	The kernel dimension $2^K \times 2^K$. This is powered by 2 to use logarithmic addition in Vector Dot Product Unit.

Table 1.2 Ports

Port name	Direction	Type	Description
Kernel	in	matrix_T(2 ** kernel_size_pow_of_2 - 1 downto 0)(2 ** kernel_size_pow_of_2 - 1 downto 0)(bit_width - 1 downto 0)	Input Kernel to use. Must be of dimension $2^K \times 2^K$.
Matrix	in	matrix_T(input_matrix_size - 1 downto 0)(input_matrix_size - 1 downto 0)(bit_width - 1 downto 0)	Input matrix to apply kernel on. Must have dimension of $M \times M$.
D	out	matrix_T(input_matrix_size - 2 ** kernel_size_pow_of_2 downto 0)(input_matrix_size - 2 ** kernel_size_pow_of_2 downto 0)(2 * bit_width - 1 downto 0)	Output result A.B (dot product). Dimension is square matrix of size $M - 2^K + 1$. Output also has $2 \times \text{bit_width}$ for all integers.
enable	in	std_logic	If not = '1', output is high impedance.

Signals, constants and types

Signals

Name	Type	Description
FlatKernel	vector_T(2 ** (2 * kernel_size_pow_of_2) - 1 downto 0)(bit_width - 1 downto 0)	Stores flattened kernel
FlatMatrixPieces	matrix_T((input_matrix_size - 2 ** kernel_size_pow_of_2 + 1) ** 2 - 1 downto 0)(2 ** (2 * kernel_size_pow_of_2) - 1 downto 0)(bit_width - 1 downto 0)	Stores flattened matrix pieces

Processes

- **FlattenKernel:** (*Kernel*)