


Vector Dot Product Unit

Diagram



Description

A N-bit 2^T length vector multiplier (dot product) using array multipliers and carry lookahead adders.

It requires 2^T as it uses logarithmic parallel addition by dividing the addition into T stages of carry look-ahead adders.

Note: The output has double the bit width of the input.

This ignores (discards carry) any integer overflows during accumulation of the dot product.

NOTE: To compile this file please set modelsim to use VHDL 2008 for all files. See:

<https://forums.xilinx.com/t5/Synthesis/Array-of-Unconstrained-Array/td-p/681253>

This is combinational circuit.

If `enable != '1'` then the output is set to high impedance.

Generics and ports

Table 1.1 Generics

Generic name	Type	Value	Description
bit_width	integer	8	Bit width for input integers.
vector_size_pow_of_2	integer	2	The length 2^T of input vectors.

Table 1.2 Ports

Port name	Direction	Type	Description
A	in	<code>vector_T(2 ** vector_size_pow_of_2 - 1 downto 0)(bit_width - 1 downto 0)</code>	Input vector A.
B	in	<code>vector_T(2 ** vector_size_pow_of_2 - 1 downto 0)(bit_width - 1 downto 0)</code>	Input vector B.
D	out	<code>std_logic_vector(2 * bit_width - 1 downto 0)</code>	Output number A.B (dot product). Has integers with $2 * \text{bit_width}$ bits.
enable	in	<code>std_logic</code>	If not = '1', output is high impedance and internal state is frozen.

Signals, constants and types

Signals

Name	Type	Description
AddBuffer	<code>Array_T(vector_size_pow_of_2 downto 0, 2 ** vector_size_pow_of_2 - 1 downto 0)(2 * bit_width - 1 downto 0)</code>	Stores addition stages

Types

Name	Type	Description
------	------	-------------

Array_T	Type for 2D array of std_logic.
---------	---------------------------------