* Chamel length Modulation :

* We have learned that as Ups increases the "channel Pinches off" at shorter lengths.

* This will shorten the Length of the channel from $L \to L_1$, $L_1 \times L_2 \times L_3 \times L_4 \times L_5 \times L_$

* The variation of

Ly due to changes in UDS

is called " Channel - modulation"

1 Ups
- modulation" Vas-VTH


* To account for channel length modulation, the assume L is constant, but incorporate a term (1+140s)

ID = 1 MCOX W (VGS-UTH) 2 (1+ AUDS)

A: Is the Channel-modulation-coefficient. Ax 1 * The channel modulation effect can be controlled by the cct. Designer, since the cct. designer can control "L" L"

* Longer L will reduce the effect of Ups on L

* Shorter L will have a more significant effect.



Ex: A MOSFET carries a Drain current of ImA with Ups = 0.5V. in Saturation. Determine the change in ID if Ups rises to IV and $\lambda = 0.1V^{-1}$ What is the device output impedance?

Sd: The Output resistance of the MOS Device
$$\frac{\Delta V_{DS}}{\Delta I_{D}} = \frac{U_{X}}{i_{X}} = \frac{Small signal analysis}{100}.$$

$$\rightarrow ID1 = \frac{1}{2} \mu_{\Lambda} (ox \frac{W}{L} (VGS-UTH)^{2} (1+\lambda UDS) = ID1 = \frac{1}{2} \mu_{\Lambda} (ox \frac{W}{L} (UGS-UTH)^{2} (1+\lambda UDS_{2})$$

Ideally, If the Channel modulation is not included (no effect)

the a DNDS should result in Δ ID=0 (independency from $\frac{1}{2}$ Change) $\frac{\Delta NDS}{\Delta ID} = \infty \rightarrow the$

* MOS Transcarductance :- '9m'

* The g_m is Defined at the saturation region where the MOS device acts as a voltage-controlled current source: $g_m = \frac{\partial \mathcal{D}}{\partial v_{GS}}.$

In the sat "region
$$I_0 = \frac{1}{2} \ln \left(\cos \frac{W}{U} \left(U_{GS} - U_{TH} \right)^2 - - 0 \right)$$

$$\rightarrow \left(9m = \ln \cos \frac{W}{L} \left(U_{GS} - U_{TH} \right) \right) - - - 0$$

* higher "9m" corresponds to a greater change in the Drain current for small changes in Ves.

substituting (Vas-VTH) with
$$\sqrt{\frac{2L_D}{\mu lox}} \frac{1}{w}$$

$$= \sqrt{\frac{2\mu l_n(x)}{\mu lox}} \sqrt{\frac{2L_D}{\mu lox}} \sqrt{\frac{2}{w}}$$

* Dividing
$$2:1 \rightarrow \boxed{2m = \frac{2ID}{V_{GS} - V_{TH}}} - - \boxed{4}$$

 $g_{M} \times I_{D}$ for a given (V_{GS-UTH}) $g_{M} \times \frac{1}{V_{GS-UTH}}$ for a given I_{D}


+ eq. 3 is more commonly used, since ID can be specified by the power dissipation requirements.

* The gn for MOS can be controlled by $\frac{W}{L}$ which is something a designer has control over untile BJTs $gm = \frac{\Gamma_c}{V_T}$

* Second Order Effects:

I Body Effects

3 Subthreshold Conduction.



* When the sours Voltage Vs rises above the substrate (body) so Hage

x The voltage difference between the source and the substrate (bulk) = USSB -> Source -bulk.

* When USB > 0 then UTH !

UTH = UTHO + 8 ([2\$F + USB) - [2\$F])

* UTHO - UTHWHEN USB =0

Pr 0.4 U g technology dependent. x 8 0.4 VV

Ex ?- In this ccf. Us = 0.50, Ua=Uo=1.40, Anlex = 100 UA/02, W = 50, OTHO = 0.60. Determine the

Drain current if 1=0.

Solo Since USB = 0.5

then UTH = 0. 698U assuming typical calues for 8, A

-> If VOS > UGS - CTH

-> VGS=1.4-0.5=0.9V -> VTH=0.698V

+ UDS = UD-US = 0.9V

 \rightarrow $V_{05} > 0.9 - 0.698$ \vee then the device is in the saturation region.

-> ID = = fin(ax W (VGS-OTH)2 = [102 JIA]

Es Subthreshold conduction:-

Ideally, we have assumed that the MOS turns on when Uqs reaches UTH. - Uqs 7,UTH, ID 70
In reality if Uqs K VTH, ID 40


there is a small current called the "Subthreshold Conduction" current.

* MOS Device Models:
I large Signal Model: a) G Vossyurt Trisde Region + U ID = 1/2 (UGSWTH) MOS+ UP3]
a) G VOSKUGS-VTHD Triode Region
- ID = = In(0x W [2(UGS-UTH) HOS+ UBS]
U23> VEH
1 = = 1 lin(ax 1/2 (16)-1741)2 (1+ × VDS)
0
E) 9 NOSCCZ CORNAD - Deep tarode
SEDN = 1 (UES-UTH)
2] Small Signal Model :-
to the second se
* Including the Output revistance effects
sas + sas
os

Ex: A MOSFET Bissed at a drain current = 0.5 AiA. If $\ln \cos z = 100 \, \mu A/v^2$, $\frac{\omega}{L} = 100 \, \mu A/v^2$ find the small signall parameters.

* PMOS Transistor:

* The channel is formed through the accumulation of positive



charge under the bottom of the oxide naterial.


* To atract the positive charge we need to apply a negative potential at the Gate ("G"). Initially this will repel the electrons in the substrate towards the bottom exposing positive ions.

after VGS (negative) exceeds becomes more negative than UTH

UGS < UTH, positive charge will start accumulating at the bottom

of the oxide surface bottom.

: UTH is a negative value



* UGS is a negative value - USG a positive value.


* Deeptriote region is

VSD << 2 (VSG-NTH), VSG > / VTH/ IPMOX

WSD= WGS-HE redge

, Trode region

USG7 (TOH and USD < USG-NTH)



page # 22

x Saturation is reached when

VSD > VSG-|UTH)

G B

* ID, triode = = = Ho(0x W (2(USG-|VTH|). VSD-VSD)

* ID, sat = 1 /h (ox W (Vsq-NTH))2

Ex: In this ccf. determine the region of operation of M1 as V1 gges from UDD to Tero, assume UDD=2.5V

and (UTH) = 0.5 V.

Sols- When Vg=UDD

-> applying KUL at loop 1:-

- UDD + USQ + V1 =0

VIO- VIDA USDING

-> USG=0 , Since Uz=VOD

if UsG=0 > |UTH | then the device is not "ON"

-> If U1=0 -> then VSG= 2.5V > 1VTH -> M, is ON

-> VSD => apply KVL at loop 2 -> -VDD + VSD +1=0

-> VSD = UDO -1 = 1.5 V -> VSD > VSG- |UTH|

- VSD < USG - WTH

1.5 V 5 2.5- D.S

then we are in triode region.

* The small signal Model for PMOS is similar to the NMOS, exactly like BJTs PNP and NPN analogy.

* CMOS technology: - "Complementary MOS" "CMOS"

* It is a technology that builds both NMOS and PMOS

on the same wafer:

+ The advantages of CMOS

technology have dominated led

to the CMOS domination on the market when compared to NMOS and PMOS technology. (Used in microprocessors, RAMS, sensors). could also be used for amplification purposes.