
+ Physics of MOS Transistors: Metal Oxide Semiconductor


of device called the Metal Oxide Semiconductor.

of the semiconductor industry.

+ Structure of MOSFET &



* Since the p-type is some what conductive. This structure acts as a capacitor.




- * The positive charge on the metal plate will affract the minority (arriers in the promabenial (electrons) type silicon.
- * This creates a channel of free electrons at the interface between the insulator and the piece of silicon.
- * If the electron density is sufficiently high this will serve as a good conductive poth.

* Since this structure models a capacitor. Then the density of electrons will be controlled by V1.

Q=CV1. Q is the charge density, C the capacitance

+ V1 controls the conductivity of the channel (also the resistivity) which controls the current flow. " Voltage Controlled Current Source


* To accockingise the Control of Q by V, C must be maximized.



* The capacitance can be increased by reducing the distance. between the two plates. Thickness below

* Current technologies can produce a lot.

* Note: 1A = 0.1 nmeter = 10 meter



* Gate is deposited on top of an insulator material.

* The insulator material is deposited on the step underlying p-type silicon substrate.

* To allow current flow through the silicon material, two contacts are attached to the substrate through two heavily-doped n-type regions.


* Direct contact of metal to the substrate would not produce a good "Ohmic" contact.

* Ohmic "contact is used to distinguish contacts that allow a sidirectional flow of current instead of unidirectional flow such as Diodes.

* "MOS Transistor Symbol":


* Since the current flow is generated by electrons flow

the above structure is called "NMOS".




* Types of material used in the device:

- 1) The Gate Material. The material should be chosen as a good conductor. Initially, aluminum was chosen, then, noncrystalline silicon with heavy doping exhibits better fabrication and physical properties (polysilicon gates)
- 2) The Dielectric material: Silicon dioxide.
- (3) The Gate/Prain material: nt (heavily doped silicon) the nt region is called the "diffusive region"



- * The diffusion regions form diodes with the p-substrate.
- * for proper operation of the transistors, the pr junctions need to remain reverse biased.
- * Only the depletion region capacitance associated with the two diodes will be taken into consideration.

* OPERATION OF MOSFET:-



* Referring to the previous figure, the following can be observed:

I connecting both the Source and the drain to ground and the gate to a positive voltage source vg (see fig. (a))

2) Increasing Vq will accumulate positive charge on the gate. (9), this will repel the holes. When the holes are repelled to the bottom of the p-substrate, their hosting atoms will become more negatively charged, and will become negative ions (Ions are immobile). (see fig. b).

3) The -ve ions in the bottom of the insulator material will form a depletion region.

If Due to the absence of free charge between the S and D o the MOSFET is OFF.

51 Increasing Va further will attract the minority carriers in the p-substrate to the bottom of the insulator material and will tise above the negative Ions. The Va that causes the minority carriers to rise above the Ions is called the "Threshold No Hoge" (VTH). VTH ranges from BOOMV-BOOMV

Note: The pn junctions between the nt and the p subtrate are maintained in a reverse-briased mode. This is insured by connecting the p-substrate to the most negative recit in the cct.


*MOSFET as a variable Resistors-


of electrons in the channel, sommon D

the S and D path can be viewed as a variable resistor.


+ MOSFET OPERATION :


are connected to ground and only V4 is applied there will be no current flow.





2 If VD > 0 and Vq < VTH then the transistor will be OFF and the Drain





current ID (= Source current) = 0

- 3) As soon as V4 > VTH and V0>0 the Device will start conducting and ID70.
 - * The sources 5 and D path will act as a simple resistor

- (1) In All vs. VG → when VG > VTH → IO> O
- 2 * Tours. 10 -, For a fixed Va) VTH, VOT IDT * the slope of the Line in figure (c) = YRON
 - * Ron is the "on-resistance": The resistance value of the S-D path at a fixed VG>VTH
- * The MOXIGIE ID vs. VD Lines slope is controlled by VG

 Increasing VGT -> RON I -> IDT FRANKS for a fixed VD

* The Type of current that flows in a MOSFET (ID):

Since both the Source-Substrate and Drain-Substrate are

reversed briased pn junctions, and the Drain voltage source

is creating an electric-field along the channel, then the

ID current is a "Drift" current.

* The Effect of the MOSFET Physical Dimensions on the I-V characteristics:


+ channel width effect (L)


@ The channel width 10, Effect (L)

12) The oxide thickness effect VTH

(tox) (a)

3) The width of the transistor W.





1) The channel Length Effect (L):-

* The S-D path is called the channel and is treated as a simple Resistor.

- 4 Recall from physics that the Resistance $R = P \stackrel{L}{\to}$, P is the resistivity, therefore increasing (L) will increase R on.
- The effect of increasing L can be observed by noticing that the Slope of the ID-VG lines drop as LT. (see fig (a))
- Similar observations can be noticed on the ID-VD characteristics.
- * Therefore, it is desirable to minimize the channel length. to achieve larger drain currents.

* Note: The VTH changes with the Length [L. V. VIH] that is at short lengths.


inden / teel

(2) The Commo Oxide thickness (tox) Effects:

- * tox affects the capacitance value, as tox7, CI and hence QI, lowering the number of electrons in the channel this will increase Port.
- * Therefore, it is desirable to Lower the oxide thickness.
- * It can be noticed in figures &c" and "d" that an increase in tox lowers the slope of the lines in the ID-Va and ID-VD characteristics.


3 The width of the transistor W:-


* Increasing the Width WT should reduce Row of



the channel since

R is inversly proportional to the cross sectional -





Hence WT - Pout - Iot

A wrider Device can be created by two similar devices connected in parallel. Increasing W1 will also increase the capacitance which will negotively affect the switching speed.

Note:

Note:


Wand L can be controlled by the cet designer to take can't be controlled by the cet designer it is only specified by the fabrication process

* The Channel Pinch-OFF 49/100 3


Fig (2)


* The MOS Device is not only a vaniable resistor but it is odso a current source.

* Referring to fig(i)(a)
it can be noticed that
the Voltage difference
between the Gate (G)
and the Oxide surface
> VTH for the channel
to exist.



* When VD>0 this change the voltage drop profile across the channel or at the oxide material bottom surface.





* At X=0 in fig(1)(a)

the vollage dop & the bottom of the oxide material so, this increases as x>0. and reaches a max at x=L,

Fig (1)

t The voltage drop increases as we reach the drain.

* The voltage differmines we move from S-D is shown in fig(1)(6).

V(x) \(\frac{1}{2}\)

* At X=0 BV = VG

Potential Difference

V_G

V_D-V_G

(b)

Gate-Substrate

A+ X=L DV = VD-VG

* Referring to fig(2) (a), if VG-UD > VTH at X=L, the channel will be wide at x=0 and narrows as we get close to x=L If If VG-VD = VTH then the channel will become narrower at x=L.

* If VG-VD < VTH the channel will only exist up to x= L1 < L.


* The above two conditions are called pinch-off"

* The Electrical field at "D" is sufficient to sweep electrons

from x = L, to the Drain.

* At this stage, the further increase of Vo does not affect the current significantly making the MOS and independent current source from the Drain control. and becomes a constant current


* Derivation of I-V Characteristics :-



* To derive the D current ID which depends on Va and VD, we assume the following: * We realized that ID

results if Va > UTH and

x we also observed the effect of increasing $V_B(x)$ from $o-v_D$ along the S_1D path.



- * We concluded that the current ID is a drift current.
- * Assuming a Q charge density enclosed in the cube defined by W (width) an U (meters) Length and h (height) and observing the movement of this charge with a velocity of U (meters)/sec at from X, at t=+1 to X1+U (meters) at $t=t_1+1$ sec, the current ID can be defined as follows: TD = Q.U. where U is the (velocity in m/sec.) density of the charge <math>I in I is the charge I in I in I in I is the charge I in I in I is the charge I in I in I in I is the charge I in I in I is the charge I in I in I in I is the charge I in I in I in I is the charge I in I in I in I is the charge I in I in I in I is the charge I in I in I is the charge I in I in I is the charge I in I in I in I is the charge I in I is the charge I in I in I in I is the charge I in I in I is the charge I in I in I in I is the charge I in I in I in I is the charge I in I in I in I in I in I is the charge I in I in
- * The Drift velocity v = -MnE, where Mn is the electrons mobility.

 * Recall that the electrical field applied across a distance dx from a-b is related to the voltage as $aV = -\int E dx$ $\Rightarrow E = -\frac{dV}{dx} \rightarrow v = +Mn \frac{dV}{dx}$

hence

In = Q. Un du da.

- * Q is expressed as Q = CV, to invoke the transister dimensions $C = Cox \cdot W$, $Cox \left(\frac{fF}{\hbar a^2} m^2 \text{ or } F/m^2 \right)$
- * V has two cases if VDS (DS voltage, the source will be used as a ref.) [VDSA=0] then the charge Density Q is controlled by (V=VGS-VTH)

* If VDS > 0 then the charge density reduces (due to princh-off effects) across the S,D path.

In this case $V = (V_{45} - V_{CX}) - V_{TH}$

 $I_D = W Cox \left[V_{45} - V(x) - V_{TH} \right] \cdot \mu_0 \frac{dV}{dx} \quad (sue fig(2))$

JID. dx = J W. Cox [UGS = U(x) - UTH]. Un . dV

Hence ID = 1 Un Cox W [2 (VGS-VTH) VOS - VDS]

* The above indicates that Ups varies parabolically with VDS. (for fixed

* The peak current is observed when Ipmax1. UDS = VGS-UTH

* Tomax = 1 Mn Cox W [VGS - UTH] * Note: It is Desirable to keep W as a ratio VOS= UGS_NTH

to express these quantities.

* MOSFET resistive behavior:

+ by referring to the Ip formula it can be observed that the relationship between ID and UDS is not kinear, therefore the transistor can't be modeled as a resistor.

* To achieve a resistive behavior UDS << 2(VGS-VTH) ID & Mr. Cox W (VGS-VTH). VDS

4 In this case
$$R_{ON} = \frac{U_{DS}}{I_{D}} = \frac{1}{U_{n} G_{ox} \frac{W}{L} (V_{4S} - V_{T}H)}$$

* MOSFET OPERATION REGIONS:

+ The above equation indicates that if VOS > VGS-UTH then ID I decreases. Practically, this does not happen, instead the current ID reaches a constant value.

* I Triode Region :- ID Jepends en VDS.

* If we want the MOSFET to work as a presistor VOSK2(45-47)


2 Saturation Region? To is max and is independent from Yos.

This region is Desirable when we design amplifiers.

& Attention: The Saturation Region for MOSFET is made equivalent to the active region in BJTs

Note in The quantity (VGS-VTH) is called the "over-drive" voltage.

* MOSFETS are called Square Law device to emphasize the relationship between ID and the over-drive voltage.



* when UDS > UGS-UTH and the MOS is in the saturation region then the MOS can be regarded as a current source.

Ex? Calculate the Dias current of M. Assume finCox=
100 MA/V² and V74 = 0.4 V. If the gate voltage increase
by 10mV. what is the change in the drain voltage?

VDD=1.8V