Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission.Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Allegro X PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. vtkQt, © 2000-2005, Matthias Koenig. All rights reserved.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

**Restricted Print Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seg. or its successor.

# **Contents**

<u>What's New in 23.1</u> 1	1
Migrating Designs and Libraries to Release 23.1	3
Rigid-Flex Enhancements	
Zone Adherence for Symbol Pins	4
Nested Zones Support 8	6
Zone Boundary Updates	7
Fill-In Material (Dielectric Layers)	7
Branding Updates: Allegro X Advanced Package Designer	8
Packaging Support in 3DX Canvas10	0
3DX Wire DRCs	2
Structure Enhancements13	3
Dynamic Advanced Fillets	4
Padstack Editor Enhancements15	5
Counterbore and Countersink Secondary Side Definition and Reporting 15	5
Oval and Rectangular Slots for Microvia Padstacks	7
Drilled Holes/Slots Before Plating18	8
Calculated Spacing for Multi-Drill19	9
<u> Dynamic Shape Update: Frozen Shapes</u> 20	0
Design Review and Markup22	2
<u> Usability Enhancements</u>	3
Allegro X - 3D Canvas Update	3
Dimension Environment Update 26	6
Z-Copy Enhancements	8
Enhancements to the Convert Cline or Line to Shape Utility	9
Place Replicate Apply Enhancements	0
Third-party Netlist Import	1
Net Short Report	2
Creepage and Clearance Checking33	3
Power Delivery Generator Enhancements	6
Performance Improvements	9
Library and Symbol Updates Using Allegro X Pulse40	0
Miscellaneous Enhancements 42	2

Compose Symbol Merge Option for Overlapping Pins	42
Aligning Components by Offset	43
Retaining Original Definition After Optical Die Shrink	43
Device File Reuse for Existing Components for Netlist and Logic Import	44
Easy Access to Strategy Files	45
Text Wizard Enhancements	46
Transmission Line Calculators in Allegro X Advanced Package Designer	47
Quick Access to Snap Window	48
SKILL Support for Expanded Hole Checks	48
Creating Mechanical Devices using axlCreateDeviceFileTemplate	49

# What's New in 23.1

This document describes the new features and enhancements in Allegro® X PCB Editor and Allegro® X Advanced Package Designer (APD) in release 23.1. If a feature is available in only one of the layout editors or for a specific license, a note is provided.

- Migrating Designs and Libraries to Release 23.1 on page 3
- Rigid-Flex Enhancements on page 4
  - □ Zone Adherence for Symbol Pins on page 4
  - □ Nested Zones Support on page 6
  - □ Zone Boundary Updates on page 7
  - □ Fill-In Material (Dielectric Layers) on page 7
- Branding Updates: Allegro X Advanced Package Designer on page 8
- Packaging Support in 3DX Canvas on page 10
- 3DX Wire DRCs on page 12
- Structure Enhancements on page 13
- <u>Dynamic Advanced Fillets</u> on page 14
- Padstack Editor Enhancements on page 15
  - Counterbore and Countersink Secondary Side Definition and Reporting on page 15

1

- Oval and Rectangular Slots for Microvia Padstacks on page 17
- □ <u>Drilled Holes/Slots Before Plating</u> on page 18
- □ Calculated Spacing for Multi-Drill on page 19
- Dynamic Shape Update: Frozen Shapes on page 20
- <u>Design Review and Markup</u> on page 22
- <u>Usability Enhancements</u> on page 23
  - □ Allegro X 3D Canvas Update on page 23
  - □ <u>Dimension Environment Update</u> on page 26

What's New in 23.1

- **Z-Copy Enhancements** on page 28 Enhancements to the Convert Cline or Line to Shape Utility on page 29 Third-party Netlist Import on page 31 Creepage and Clearance Checking on page 33 Power Delivery Generator Enhancements on page 36 Performance Improvements on page 39 Library and Symbol Updates Using Allegro X Pulse on page 40 Miscellaneous Enhancements on page 42 Compose Symbol Merge Option for Overlapping Pins on page 42 Aligning Components by Offset on page 43 Retaining Original Definition After Optical Die Shrink on page 43 Device File Reuse for Existing Components for Netlist and Logic Import on page 44 Easy Access to Strategy Files on page 45 Text Wizard Enhancements on page 46
- □ SKILL Support for Expanded Hole Checks on page 48

Quick Access to Snap Window on page 48

□ <u>Creating Mechanical Devices using axlCreateDeviceFileTemplate</u> on page 49

<u>Transmission Line Calculators in Allegro X Advanced Package Designer on page 47</u>

## Migrating Designs and Libraries to Release 23.1

You can open designs and libraries from the following releases without any migration updates and still take advantage of the latest design solutions: 17.2-2016, 17.4-2019, and 22.1.

**Note:** You must use release 23.1 licenses to run the release 23.1 products. However, 23.1 licenses can be used to run 16.6 or a later release.

If you save a design in release 23.1, it will be saved in the 23.1 database format and will not support compatibility with previous releases. You must run downrev (*File - Export - Downrev Design*) to be able to open the saved design in a previous release.

Library symbols and padstacks saved in release 23.1 are saved to the lowest possible database version to maintain compatibility with early releases with the following exceptions:

- Libraries with padstacks using Secondary Side Countersink or Counterbore or Drilled Hole values can only be used in the 23.1 release.
- Symbols with Hierarchal Route and Via Keepout shapes defined on Outer\_Layer, Inner\_Signal\_Layers and Inner\_Plane\_Layers layers can only be used in 17.4 or a later release.

By default, you can downrev to the 17.4 database format, but if a design contains Nested Zones, it can only be saved to the 22.1 HotFix 003 (QIR2) database format.



You can use dbstat command to determine the database version of a symbol and padstack used in a library.

For detailed migration information, see Migration Guide for Allegro X Platform Products.

What's New in 23.1


# **Rigid-Flex Enhancements**

This release has the following Rigid-Flex enhancements:


- Zone Adherence for Symbol Pins on page 4
- Nested Zones Support on page 6
- Zone Boundary Updates on page 7
- Fill-In Material (Dielectric Layers) on page 7

#### **Zone Adherence for Symbol Pins**

There are two new Analysis Mode checks (*Analysis Modes – Design – Zone Placement Adherence*) to verify that all pin pads of a component are on the same placement layer.



DRC is generated if part of a pad crosses over an area where placement layer does not exist. Components can span different stack-ups areas if placement layer exists in both stack-ups, meaning that placement layer exists in adjacent zones or zone adjacent to primary.




# Allegro X Layout Editors: What's New in Release What's New in 23.1

#### **Nested Zones Support**

It is sometimes necessary to have an area in a zone with special mask, plating, or stack-up requirements different than the rest of the zone. In these cases, a separate stack-up will be specified to drive the fabrication process to produce correct design result.

Introduced in release 22.1, HotFix 003 (QIR2), you can now have one zone surrounded by another zone, avoiding a shape creation process that is complex and error prone.



ZONE = RIGID_ZONE_TOP	ZONE = RIGID_ZONE_INT1
PASTEMASK_TOP	
SOLDERMASK_TOP	PASTEMASK_INT1
TOP (Surface)	SOLDERMASK_INT1
INT_1	INT_1 (Surface)
FLEX_1	FLEX_1
FLEX_2	FLEX_2
INT_4	INT_4
BOTTOM (Surface)	BOTTOM (Surface)
SOLDERMASK_BOTTOM	SOLDERMASK_BOTTOM
PASTEMASK_BOTTOM	PASTEMASK_BOTTOM

#### **Zone Boundary Updates**


Now, you can use standard shape commands on zones, and edit zone shapes even outside the Shape Edit application mode. In previous releases, zone shape modifications were limited to the Shape Edit application mode by setting the *Enable zone boundary editing* option.

#### **Fill-In Material (Dielectric Layers)**

The new column *Fill-In Material* in Cross Section Editor is sourced from the common materials file (.cmx). The column is available on Conductor/Plane rows and is read-only for Dielectric or Named Dielectric rows.


The Fill-In Material value is supported with export or import of IPC-2581 and Cross Section files. Material defined in this column is read by Sigrity<sup>™</sup> products for a more realistic simulation result.

The following image shows the *Fill In Material* column in Cross-section Editor:



# Allegro X Layout Editors: What's New in Release What's New in 23.1

The following image shows the equivalent *Fill in Dielectric* field in Layout Manager of the Sigrity product:




Note: Fill-In Material is deleted on downrev.

# **Branding Updates: Allegro X Advanced Package Designer**

The constraint-driven, correct-by-design package substrate layout editor is now known as Allegro® X Advanced Package Designer.



You can access the editor from Cadence IC Packaging 2023 of the Windows Start menu.




# Allegro X Layout Editors: What's New in Release What's New in 23.1

# **Packaging Support in 3DX Canvas**


3DX Canvas addresses the scale and complexity in large modern package designs. 3DX Canvas provides highly efficient visualization representation and implementation and the new architecture enables high-performance 3D incremental updates by utilizing GPU for fast rendering.

In addition to real-time 3D incremental updates and providing 3D view in sync with all changes to database, now there is support for 3D visualization for packaging objects such as wire bonds, ball, die bump/pillar geometries, die stacks, etch back, plating bar.



### **3DX Wire DRCs**

Constraint Manager now has 3D DRCs that are computed and checked in 3D providing real 3D checks.



You can view DRC Violations can be viewed in the 2D canvas or the new 3DX Canvas.

The following DRC checks are available:


- Wire to Wire
- Wire to Finger
- Wire to Shape
- Wire to Cline
- Wire to Component

#### **Structure Enhancements**

Structures have been enhanced with the following changes:

Purging of Structures

You can now Purge structures to remove their definitions from the design.




Via Structures Loaded from Library: If you reference Via structures in subdrawing/clip files and the structures do not exist in the target design, the structures are now loaded from library, similar to other symbols.

#### What's New in 23.1

## **Dynamic Advanced Fillets**

**Note:** This enhancement is available in Allegro X Advanced Package Designer with the *Silicon Layout* option.

Now, fillets are dynamically updated while routing to meet silicon fillet rules. You can also dynamically add tapered trace fillets as you route using Advanced Fillets.




#### **Padstack Editor Enhancements**

Following are the enhancements available in Padstack Editor in this release:

- Counterbore and Countersink Secondary Side Definition and Reporting on page 15
- Oval and Rectangular Slots for Microvia Padstacks on page 17
- <u>Drilled Holes/Slots Before Plating</u> on page 18
- Calculated Spacing for Multi-Drill on page 19


#### **Counterbore and Countersink Secondary Side Definition and Reporting**

Now, you can define counterbore or countersink from either the primary or the secondary side, and are not bound to the side the component is placed on.



What's New in 23.1


You also do not need to inform the fabricator about secondary drill requirements separately because Drill Legend and NCDrill Export now report when drilling is required from secondary side.



**Note:** If you need to downrev a release 23.1 design, you must manually remove any counterbore or countersink that exist in the secondary side.

#### **Oval and Rectangular Slots for Microvia Padstacks**

You can now use oval and rectangular slots in microvia padstacks These slots are in addition to the existing circle and square plated holes. The new slot types follow the standard Microvia constraints.








#### **Drilled Holes/Slots Before Plating**

You can now specify accurate size for drill holes or routed slots before the holes are plated to ensure the holes or slots are not damaged during assembly, for example, for Press Fit connectors.






You can specify circle or square holes for Drilled Holes and rectangle or oval slots for Slot Holes. You can also specify a tolerances for the hole or slot size.

**Note:** During downrev, any drilled holes will be removed from the padstacks of the design.

#### **Calculated Spacing for Multi-Drill**

Now, you can specify pitch values for the rows and columns for a multi-drill and the spacing is automatically calculated.




## **Dynamic Shape Update: Frozen Shapes**


Dynamic shapes are automatically updated when interacting with other objects, but you can now freeze the shapes without changing them to static; for example, to maintain design intent by protecting critical circuitry drawn using shapes.


Once a dynamic shape is frozen, new objects entering the dynamic shape area will not void and generate a DRC Error similar to a static shape. You can manually modify shape boundaries on frozen dynamic shapes to maintain current voiding while avoiding new voids.

Choose the *Freeze Shape(s)* or *Unfreeze Shape(s)* command options from the *Shape* menu to freeze or unfreeze a dynamic shape.




You can also select a shape and then choose command from the context menu.







All reports, such as Design Status, Shape Parameters, Shape Reports, Show Element, or Find By Query, that show Dynamic shape status also show frozen shapes.



: SMOOTH





Current fill mode

# **Design Review and Markup**

This release has the new Design Review and Markup feature enabling the review and tracking of designs through markups. The markups are stored in the database with tracking comments. You can recall a markup with canvas auto-centering and layer display.

**Note:** This feature is available in Allegro®, Allegro® X, OrCAD® X licenses and Allegro® X System Capture licenses that can edit layout databases.



## **Usability Enhancements**

This release has the following usability enhancements:

- Allegro X 3D Canvas Update on page 23
- Dimension Environment Update on page 26
- Z-Copy Enhancements on page 28
- Enhancements to the Convert Cline or Line to Shape Utility on page 29
- Place Replicate Apply Enhancements on page 30
- Third-party Netlist Import on page 31

#### Allegro X - 3D Canvas Update

It is now easier to map 3D Models and output 3D representation.

#### 3D Model Mapper in Symbol Editor


You can now map 3D Models to footprints directly in the library without the need of STEP models on the disk.

To assign a model to a footprint and view in the layout, do the following:

1. In the *Properties* tab, select the STEP model

# Allegro X Layout Editors: What's New in Release What's New in 23.1


**2.** Under *3D Location*, click *AUTO* and then fine tune the X-Y-Z placement. Footprint Model assignment is visible in the layout.




#### **3D Model Export Support**

You can now output complete 3D representation of the entire design or 3D representation of based on visibility settings.

To output a complete 3D representation, select the required output from the 3D Export tab and then click *Export*. You can select from any one of STEP, IGES, ACIS, or PDF.




To output 3D representation based on visibility settings, set Selected objects only.




### **Dimension Environment Update**

Use the new Line Width parameter to apply a line width to dimension lines.




Without the line width, the dimensions were drawn with thin (0-width) lines as shown in the following figure:




What's New in 23.1

#### **Z-Copy Enhancements**

Copying etch shapes to other layers has become easier with Z-Copy using the new *Net* options that save extra steps on canvas to adjust shape Net Name on copies.







Note: You can use a wildcard in the target layer name to copy a shape to multiple layers.

#### **Enhancements to the Convert Cline or Line to Shape Utility**


Tools – Convert contains several conversion utilities to convert between object types. The Cline / Line to Shape utility has been enhanced to include an additional *End Cap Style* called *Flush*.





# Allegro X Layout Editors: What's New in Release What's New in 23.1


In addition, converting Shapes with arc segments now converts to Clines Arcs.



#### **Place Replicate Apply Enhancements**

Components can only be a member of one Place Replicate module at any given time. It is possible to re-apply a component or group of components to a new replicate module, but it leaves behind any connected copper features from the previously applied module. You must manually remove routing that is left behind.


You can use the new option *Delete routing owned by previous module from design* in the Warning dialog box to remove the routing from previously applied modules.



#### **Third-party Netlist Import**

You might be receiving a new netlist several times during the design process. Devices files are required to import a netlist successfully.

A new option Reuse device files for existing components has been added to reuse Devices Files that are currently in a design, eliminating the need of export them out of design every time a netlist import is required.




What's New in 23.1

#### **Net Short Report**

You can create a direct short in a design by adding a NET\_SHORT property to the objects and then shorting Net Name. You must then verify manually that all the required shorts have been made.


You can now use the new Net Short Properties report to verify shorts. This report lists all objects in the design with NET\_SHORT properties along with the layers that the short occurs.




## **Creepage and Clearance Checking**

**Note:** This feature is available only for the Allegro X Venture and Enterprise licenses.


You can use the new High Voltage Constraint checks to verify creepage and clearance rules.




Creepage: Distance measurement along surface of material between high-voltage objects.




Clearance: Spacing measurement through the air between high-voltage objects.



# Allegro X Layout Editors: What's New in Release What's New in 23.1



The DRC system recognizes non-plated slots added between two high-voltage objects to increase creepage, and recalculates the creepage around the slot while clearance is measured across the slot opening through the air. Creepage measurement jumps across slot openings when distance is less than Pollution Degree defined in Analysis Modes (Setup – Constraints – Modes - Design Settings).



**Note:** Design Outline notches and Multi-Layer stack-up might not calculate Creepage distances correctly. This will be addressed in a future HotFix.

You can use the Creepage/Clearance Vision to review the DRC errors. The Vision provides graphical feedback with color coding directly on canvas.




### **Power Delivery Generator Enhancements**

**Note:** This feature is available in *Allegro X Advanced Package Designer* with *Silicon Layout*, *Allegro Enterprise PCB Designer*, and *Allegro X Venture Layout*.

You can use Power Plane Generator to quickly generate planes for a section of the design or the entire design based on pin placement for voltage nets. You can also review power plane escape and adjust placement or constraints to improve power connections.

Now, you can select different parameters for a basic or an advanced mode.

If you do not select any of the Via, Plane, or Outline parameters, you can generate planes in the basic mode with minimal setup for fast results with little to no learning curve.



You can select to view parameters for Via, Plane, and Outline to access additional columns for a more detailed settings to control plane generation:

■ Select *Via* to be able to stitch Via and Structure controls from current layer to a target layer.

- Select *Plane* to indicate specific details for Plane construction.
- Select Outline to be able to specify the shape outline controls.

Depending on the selection you see the following columns:

Column	Description	Available for Parameters
Use Structure	Select to use via structures for Power/Ground connections.	Via
PG Nets	Specify All, Ground, or Power nets (Nets with VOLTAGE property) on a per layer basis or define specific nets and priority per layer.	Via, Plane
Island Connection	Set to Allow trace connections to isolated vias.	Plane
Flood Net	Specify Flood Net (Voltage Nets) to backfill layer after plane generation.	Plane
Flood Clearance	Specify Flood Net Shapes inset for specific area outline.	Plane
Pad Clearance	Specify pad expansion to determine plane shape edge.	Plane
Plane Corners	Specify shape outline corner to be used (45 $^{\circ}$ or 90 $^{\circ}$ ).	Outline
Plane Grid Snap	Set to snap each shape outline vertex to the etch grid.	Outline

# Allegro X Layout Editors: What's New in Release What's New in 23.1





# **Performance Improvements**

Performance has improved substantially in features related to modules and in the 3DX Canvas application.

The module flow has up to 60X improvements in the following aspects:


- Creation of modules
- Creation of Place Replicate modules
- Placement of modules
- Refreshing modules
- Replacement module definition
- Disbanding of modules

The 3DX Canvas has demonstrated improvement compared to the legacy 3D applications in speed and memory utilization. The loading of designs is now at least 20 times faster and there is a 10X reduction in memory usage for large designs.


## Library and Symbol Updates Using Allegro X Pulse

Note: These enhancements are only available in Allegro X PCB Editor.

You can now search and download library elements, such as padstacks or shapes, using the HTTP protocol instead of only accessing libraries on disks using the PSMPATH and PADMPATH variables. You can set *allegro\_http\_library\_source* under *Paths – Library* to EDM to specify the source as a Pulse server or set the to OrCAD X Cloud to query and download library elements from the Cloud. You must restart the application after setting the variable to see the changes.



You can now use Symbol Revision Manager (*Place – Symbol Revision Manager*) to update Allegro symbols without the Flow Manager if you set *allegro\_pulse\_enable* under *File\_management – Pulse* and restart the application.



What's New in 23.1

#### **Miscellaneous Enhancements**


This release has the following miscellaneous enhancements:

- Compose Symbol Merge Option for Overlapping Pins on page 42
- Aligning Components by Offset on page 43
- Retaining Original Definition After Optical Die Shrink on page 43
- Device File Reuse for Existing Components for Netlist and Logic Import on page 44
- Easy Access to Strategy Files on page 45
- Text Wizard Enhancements on page 46
- Transmission Line Calculators in Allegro X Advanced Package Designer on page 47
- Creating Mechanical Devices using axlCreateDeviceFileTemplate on page 49

#### **Compose Symbol Merge Option for Overlapping Pins**


Note: This feature is available only in Allegro X Advanced Package Designer.

You can now select to merge two pins that touch or overlap into a single pin using the *Merge overlapping pins* option in Compose Symbol from Geometry. The option is selected by default.



### **Aligning Components by Offset**

Now you can align components using the new offset mode. Selecting the new mode gives center to center offset with stepping increments.




### **Retaining Original Definition After Optical Die Shrink**

You can now save the original definition of a die in the database on applying an optical shrink.

What's New in 23.1


#### **Device File Reuse for Existing Components for Netlist and Logic Import**

Now, you can reuse device files for existing components without first adding the components to libraries even for net name changes. The Import Logic/Netlist dialog box (*File - Import - Logic/Netlist*) now has the *Reuse device files for existing components* option. This option is not selected by default.




### **Easy Access to Strategy Files**

Now, you can easily access strategy files while assigning nets automatically in the constrained-driven flow.



# Allegro X Layout Editors: What's New in Release What's New in 23.1

You can have different weights for objects depending on the type of nets being assigned.




#### **Text Wizard Enhancements**

Text wizards have been enhanced with the following changes in this release:

Export and import symbol and component properties.

Now, you have options to export symbol and component properties.




On import, the properties are applied to the listed object types. You can apply the properties to one or all instances of a component in a design.

Configure the default state of derive assignment option

To set the default state of derive assignment related options in wizards, configure the *icp\_derive\_assign\_default\_value* under *Ic\_packaging* in User Preferences Editor.

#### Transmission Line Calculators in Allegro X Advanced Package Designer

Now, you can access Transmission Line Calculators (*Analyze – Transmission Line Calculator*) from Allegro X Advanced Package Designer.




What's New in 23.1

You can use Transmission Line Calculators to calculate the correct stackup material and width or spacing to meet any requirements that may be later entered in a constraint.

Use the calculators if you need to test a quick spacing or width as per the impedance value. Use simulators for more precise results.

#### **Quick Access to Snap Window**

You can now access all *Snap pick to* commands immediately by pressing Shift with right-click.



#### **SKILL Support for Expanded Hole Checks**

In this release <code>axlCNSSetSpacing</code> and <code>axlCNSSetSameNet</code> are updated to include constraint symbols to support expanded hole checks: Thru Via, BB Via, Microvia, and Pin Hole.

## Creating Mechanical Devices using axlCreateDeviceFileTemplate

You can now create mechanical devices using <code>axlCreateDeviceFileTemplate</code>.