

# **Best Practices: Working with Real-Time DFA Analysis**

**Product Version 23.1  
October 2023**

© 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR52.227-7013 et seq. or its successor.

---

# Contents

---

## 1

<b><u>Using Real-Time DFA Analysis</u></b> .....	5
<u>Licensing</u> .....	5
<b><u>Adoption Considerations</u></b> .....	5
<b><u>Uprev of Package Symbol Library</u></b> .....	6
<u>Sampling Auto-Generated DFA Placebounds</u> .....	9
<b><u>Package Side and End</u></b> .....	11
<b><u>DFA Constraint Spreadsheet</u></b> .....	12
<b><u>Class-Based Considerations</u></b> .....	14
<u>Overriding Cells</u> .....	16
<u>Side-End vs. End-Side</u> .....	17
<u>When comparing two identical symbols, only the side-end (S-E) value is used and, end-side (E-S) is considered superfluous.</u> .....	18
<u>Table Compression</u> .....	18
<u>Table Access from DesignPath Variable</u> .....	18
<u>Read-Only Version</u> .....	18
<u>Loading Spreadsheet into Allegro PCB Editor</u> .....	18
<u>DFA-Driven Interactive Placement</u> .....	19
<b><u>Design Rule Check</u></b> .....	20
<u>DFA Constraint Resolution for Embedded Layers</u> .....	21
<u>Legacy Placebound Shape</u> .....	21
<u>Constraint Manager DRC Worksheet</u> .....	22
<b><u>User Preference Controls</u></b> .....	22

## Working with Real-Time DFA Analysis

---

---


# Using Real-Time DFA Analysis

---

The Allegro PCB Editor offers real-time package-package clearance checking during interactive component placement. Driven from a 2-dimensional spreadsheet array of classes and package instances, real-time feedback in the form of a spacing circle provides minimum clearance requirements based on the package's side-side, side-end or end-end profiles. With thousands of components on today's boards, real-time DFA analysis feedback increases the Designer's productivity and efficiency by placing components to corporate or EMS guidelines and helps reduce the dependency on referencing specifications or interfacing with 3rd party CAM systems.

## Licensing

DFA analysis is now available in the Allegro PCB Editor Base product. This feature was originally introduced in the 15.5 release. (XL license).



## Adoption Considerations

The new DFA application is not considered “use out of the box” technology. Adoption, especially with larger companies, requires some planning between CAD and Manufacturing

## Working with Real-Time DFA Analysis


### Using Real-Time DFA Analysis

---

Groups. When considering the DFA application, a review of your package symbol placebound shapes against the clearance parameters is necessary. Questions to consider:

- Are your current placebound shapes drawn tightly around the package extents not accounting for clearance requirements to other packages? If so, you may not require migration to the new DFA placebound shape
- Are your current placebound shapes drawn outside the extents of the pins or assembly outline to account for clearance requirements? If so, Cadence recommends incorporating the new DFA placebound shape which can be automatically generated with the utility, *DFA\_Update*.

**Figure 1-1 Compact placebound geometry (l) and extended placebound (r)**



Legacy placebound shapes may be drawn to include the space required for rudimentary clearance checking and may not integrate well with DFA Spreadsheet-driven rules. Although the DFA checker reverts to the legacy placebound shape if a DFA placebound is not found, it is estimated this model will be inaccurate for many companies because it lacks precision due to the static nature of a single placebound shape for multiple combinations of clearance requirements. Customers are cautioned to sample the output of *DFA\_Update* to ensure conformance with their package spacing guidelines.

## Uprev of Package Symbol Library

*DFA\_Update* provides an automated solution to uprev all or a family of package symbols requiring the addition of the DFA placebound shape and the property *DFA\_DEVICE\_CLASS*. The auto-generated rectangular placebound shape is drawn about the extents of the symbol's pins and assembly outline. The property, which may exist in your current library, allows package symbols to be classified into class based objects. The utility can be run from the *Start-Run* menu if on a PC. The benefit of applying the *DFA\_DEVICE\_CLASS* property to

## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---

library-based symbols is that it allows the DFA Constraint Spreadsheet to be viewed hierarchically with the option of reducing the number of instances in the spreadsheet. The *Purge Grouped Symbols* control, located within the spreadsheet, removes symbol instances belonging to classes. Candidates for class-based entries include symbols with common spacing requirements. The class may be composed of a single family of packages, like all BGAs or heterogeneous combinations like SOICs and TSOPs.

When using this utility, Cadence recommends reading symbols from your current library but writing to a new library. Symbols in Release 15.5 cannot be used with downrev software. In the example below, the *DFA\_Update* utility is used to update all `.dra` files in a 15.2 library. It adds the DFA placebound shape and writes the output to a 15.5 library. Properties are not recommended when performing a global update.


1. From *Start – Run*, enter `dfa_update`.
2. In the *Enter Symbol Name* field, browse to the location of any `.dra` file in your current library.
3. Edit that symbol name, reducing it to the suffix `*.dra` as shown in [Figure 1-2](#) on page 8.
4. In the *Enter Destination Directory* field, browse to the location of the newly created 15.5 library name.
5. Leave the `DFA_DEV_CLASS` property field blank.
6. Click *Update*.
7. Review the log file.
8. Sample a variety of particular symbols for company compliance.

## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---

**Figure 1-2 Global update of all package symbols**



In [Figure 1-3](#) on page 9, all BGA are updated and assigned a class property of BGA because their clearance requirements are identical.




## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---

**Figure 1-3 All BGAs updated and assigned class property of BGA**



## Sampling Auto-Generated DFA Placebounds

It is critical that you sample several but unique packages before releasing the library to production. The results from the *DFA\_Update* utility, in some cases, may not conform to your company guidelines. [Figure 1-4](#) on page 10 exemplifies auto-generated DFA placebounds, which display in yellow. The assembly outline displays in blue. The DFA\_BOUND\_TOP and DFA\_BOUND\_BOTTOM subclasses are located in the PACKAGE GEOMETRY class.

**Figure 1-4 Auto-generated DFA Placebound Shapes**




Figure [1-5](#) shows auto-generated DFA placebound shapes for a package with fiducials.

**Figure 1-5 Auto-generated DFA Placebound Shapes for a Package with Fiducials**





Figure [1-7](#) shows an example of auto-generated DFA placebound shapes for a complex assembly outline.

**Figure 1-6 Auto-generated DFA Placebound Shapes for a Complex Assembly Outline**



## Package Side and End


The software determines the package side and end based on the longer and shorter dimensions of the package symbol. If Allegro PCB Editor cannot determine the side or end, it uses the most conservative value of the string entered in the spreadsheet for that particular package to package requirement.

For example, if a cell contains a string of 25:50:100, the value of 100 is considered the most conservative. Package symbols built to a square or with more than four sides would be examples where the software cannot determine between a side or an end.



**Do not assume the leaded edge of a package is the side. In Figure 1-7, an 8-pin SOIC shows the side where you normally might think the end is located.**

**Figure 1-7 Package Side and End**



## DFA Constraint Spreadsheet

Package symbol spacing rules for Side-Side, End-End, Side-End, and END\_SIDE profiles are entered into cells in the spreadsheet, which supports top and bottom side views. You can define spacing rules for embedded components in a separate tab. The spreadsheet has a .dfa extension and can be opened by choosing *Setup - DFA Constraint Spreadsheet* or as a stand-alone application. DFA files can be stored on disk and be controlled by the design path variable DFACNSPATH.

Purge controls help reduce the number of unused symbols or symbol instances belonging to class objects. The *Show Symbol Classifications* utility provides an alternative, yet more intuitive method for adding the DFA\_DEV\_CLASS property to package symbols. It also provides a viewing mechanism for the class structure.

A stand-alone, unlicensed version of the DFA Constraint Spreadsheet, shown in the following figure, is available if an Allegro PCB Editor environment is installed. The stand-alone version is recommended for development and offers the ability to write class information to the library. These controls, in the *Show Symbol Classification* user interface, are disabled in Allegro PCB Editor XL. The stand-alone DFA Spreadsheet can be launched from the Start menu or with the command `dfa_dlg.exe`.

Upon opening a blank spreadsheet, a two dimensional array of package symbols can be quickly created using the following steps.

1. Do one of the following:
  - a. Choose *Start – Programs – Cadence SPB – PCB Editor Utilities – DFA Spreadsheet Editor*.
  - b. Click *Start – Run*. In the Open field of the Run dialog box that appears, enter `dfa_dlg` to launch the DFA Spreadsheet Editor.

## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---


**Note:** These tasks can be accomplished by using the spreadsheet with Allegro PCB Editor, except for writing properties to the library.

2. To add spacing rules for embedded components, click Add *Embedded/Constraint Layers Tab*.
3. Select the MASTER\_EMBEDDED or individual layers from *DFA Add Embedded Layers* dialog box.
4. Click *Browse for Symbols*.
5. Click *Package/Mechanical symbols* in the DFA Symbol Browser dialog box.
6. Click *Display Symbols from Library*. At this time, all symbols in your PSMPATH populate the DFA Symbol Browser dialog box.
7. Click *Embedded Only*, to display symbols that has EMBEDDED\_PLACEMENT property.
8. Click *OK* to quickly generate the table.
9. To apply a global spacing value, enter a value in the *Default* cell.
10. Click the grey cell in the upper left corner of the grid to highlight all cells. Alternatively, you can select cells as you do in Excel by clicking your left mouse button.
11. Click *Apply to Selected Cells* to apply the spacing value to all cells.

## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

Figure 1-8 DFA Constraint Spreadsheet



## Class-Based Considerations

Table sizes based on sourcing libraries are expected to have hundreds or thousands of entries. Classifying package symbols into hierarchical structures can help reduce the size of the table significantly. As mentioned earlier, the `dfa_update` utility can be used to add this property. Alternatively, the property can be assigned using the *Show Symbol Classifications* utility found in the DFA Spreadsheet as shown in the following figure.


1. Click on *Show Symbol Classification*.
2. If your library symbols already have `DFA_DEVICE_CLASS` properties assigned, those values are represented in the UI along with the list of instance-based package symbols under the *Package Symbol* category.

## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

3. Select the class entry; click *Update* to transfer them to the table as shown in [Figure 1-9](#) on page 15.
4. The class based entries occur at the beginning of the table. A blue box surrounds the values. Note the values inherit the setting of the *Default* cell.

**Figure 1-9 Class-Based Entries**




New classes and their associations can also be managed within the DFA Classification Editor. Enter a new class name in the *New Class Name* cell, then click the *Tab* key. Package symbol assignments occur by selecting the specific instances followed by the cut/paste actions of the right mouse button as in [Figure 1-10](#) on page 16. Upon completion, clicking *Update* not only moves the new classes to the table but also writes the *DFA\_DEVICE\_CLASS* to the library-based symbols. A pop-up prompt advises the user of this action.



## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

Figure 1-10 Cutting symbols and pasting into new class



## Overriding Cells

The method for editing cells is similar to that used in Microsoft Excel. Drag cells with the left mouse button or use the Ctrl or Shift keys to extend the selection. In [Figure 1-11](#) on page 17, the cell entry of 25:20:25 represents the syntax for S-S:E-E:S-E.



Working with Real-Time DFA Analysis

Using Real-Time DFA Analysis

Figure 1-11 Cell Editing

DFA Spread Sheet Format: (Side to Side):(End to End):(Side to End):(End to Side)


Default: 25:25:25:25    Apply to selected cells    Mils

	R 0402	TSSOP48PA	AC200100	AX1000X22!	AX1000X300	CPCYL1D400	CPCYL1D500
R_0402	90:91:97:95						
TSSOP48PA	90:91:92:98	90:90:90:90					
AC200100	25:25:25:25	25:25:25:25	25:25:25:25				
AX1000X225034	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25			
AX1000X300037	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25		
CPCYL1D400LS2000	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	
CPCYL1D400LS2250	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25
CPCYL1D500LS2250	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25	25:25:25:25

Top    Bottom    MASTER\_EMBEDDED    SIG\_2    SIG\_4

Side-End vs. End-Side

In the figure below, A and B both represent a side-end (S-E) condition where different values need to be applied:



## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---

- The symbol considered the Reference Symbol is located in the column of the DFA spreadsheet.
- If end-side (E-S) value is not present, DRC uses side-end (S-E) value for both the conditions (pre 16.5 behavior).

When comparing two identical symbols, only the side-end (S-E) value is used and, end-side (E-S) is considered superfluous.

## Table Compression

Before releasing the table to production, the owner may elect to reduce the number of entries, (assuming class hierarchy exists), by removing symbol instances using *Purge Classified Symbols*. This step can be applied in the Allegro PCB Editor on a design instance basis.

## Table Access from DesignPath Variable

DFA Spreadsheet files should be centrally archived for the design team to access. The design path variable DFACNSPATH set the default location of these files. The PCB Editor can use the file browser to navigate for .dfa files or the data browser that defaults to the location set by this variable.

## Read-Only Version

The stand-alone version of the DFA Spreadsheet Editor offers a setting to save the file in a read-only mode. When PCB Editor opens the file, its contents cannot be modified. A read-only file can be opened by the development version of the spreadsheet editor and modified.

## Loading Spreadsheet into Allegro PCB Editor

The PCB Editor can load only one spreadsheet into Allegro PCB Editor. If a change occurs as to how the board is assembled or soldered, additional spreadsheets can be applied to overwrite the database contents. Choose *Setup – Constraints – DFA Constraint Spreadsheet*. To open a new spreadsheet, select one of the following:


- *File – Open*: standard file browser searching for .dfa files.
- *File – Browse DFA Library*: search path aligned with DFACNSPATH variable.

The Allegro PCB Editor database stores the spreadsheet, assuming a save has been performed.

## DFA-Driven Interactive Placement


When placing a component referencing the DFA table, a circle that represents the clearance to adjacent components appears when the component being moved is at the minimum distance. A slight pause may be noticed when the circle appears. This allows you to instantiate the component at the minimum spacing. Pause levels can be controlled in the User Preference Editor.

**Figure 1-12 DFA Spacing Circles**



Similarly, on moving a group of components referencing the DFA table, circles are displayed when the group is at the minimum distance from the adjacent components. You can create the group using standard group selection methods such as window select, temp group, select by polygon, lasso or path.

Figure 1-13 DFA feedback during group move



**Note:** The DFA feedback is not available when moving modules.

## Design Rule Check

Allegro PCB Editor determines the package side and end based on classifying the longer edge as side; the shorter edge as end. If it cannot determine the side or end, it uses the most conservative value of the string entered in the spreadsheet for that particular package-to-package requirement. The size of the spacing circle that appears during placement aligns with the spacing value in the spreadsheet. The circle is the minimum requirement for the





## Working with Real-Time DFA Analysis

### Using Real-Time DFA Analysis

---

<i>dfa_pause_level</i>	Sets the pause level in <code>place manual</code> command. If DFA DRC check is enabled when the component reaches the minimal DFA spacing of another component, it pauses briefly, so it can be placed as close as possible to the other component without a DFA DRC violation.
<i>display_nodfa_drc_marks</i>	If set, DRC markers for DFA violations do not display dynamically during interactive placement.
<i>dfacnspath</i>	Search path for DFA spreadsheet.