

Allegro[®] X Front-to-Back User Guide

Product Version 23.1
September 2023

© 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro® Design Entry HDL contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

| | |
|--|----|
| <u>Preface</u> | 7 |
| <u>How This Book is Organized</u> | 9 |
| <u>1</u> | |
| <u>Creating and Managing Libraries</u> | 11 |
| <u>Allegro Unified Libraries</u> | 13 |
| <u>OrCAD Libraries</u> | 14 |
| <u>DE-HDL Libraries</u> | 15 |
| <u>2</u> | |
| <u>Capturing Logical Design</u> | 19 |
| <u>Creating Project for Schematic Design Tools</u> | 19 |
| <u>System Capture</u> | 21 |
| <u>Creating Project Using OrCAD Capture</u> | 22 |
| <u>Creating a Schematic</u> | 23 |
| <u>Designing Schematic Using System Capture</u> | 23 |
| <u>Creating Schematic Using OrCAD Capture</u> | 24 |
| <u>3</u> | |
| <u>Capturing Design Constraints</u> | 27 |
| <u>Capturing Constraints in System Capture</u> | 27 |
| <u>Front to Back Constraint Flow</u> | 30 |
| <u>Back to Front Constraint Flow</u> | 30 |
| <u>4</u> | |
| <u>Creating Variants of Your Design</u> | 33 |
| <u>Managing Variants in System Capture</u> | 35 |

5

| | |
|--|----|
| <u>Getting Logical Design Ready for Physical Layout</u> | 37 |
| <u>Preparing a System Capture Design for Physical Layout</u> | 39 |
| <u>Preparing an OrCAD Capture Design for Physical Layout</u> | 39 |
| <u>Exporting an OrCAD Capture</u> | 40 |
| <u>Annotating the Design</u> | 40 |
| <u>Generating a Bill of Materials</u> | 41 |
| <u>Generating PDF of Schematic Design</u> | 42 |

6

| | |
|--|----|
| <u>Designing Layout</u> | 43 |
| <u>Physical Layout using OrCAD PCB Editor</u> | 44 |
| <u>Creating a Board Outline</u> | 44 |
| <u>Creating Symbols and Padstacks</u> | 45 |
| <u>Importing Logic</u> | 45 |
| <u>Defining Layers</u> | 45 |
| <u>Defining Constraints</u> | 46 |
| <u>Placement</u> | 46 |
| <u>Routing</u> | 46 |
| <u>Design Synchronization</u> | 47 |
| <u>Physical Layout using OrCAD Capture</u> | 48 |
| <u>Preparing the Schematic for Layout</u> | 48 |
| <u>Property Flow from Capture to PCB Editor</u> | 49 |
| <u>Generating Initial Board File</u> | 49 |
| <u>Backannotation from PCB Editor</u> | 50 |
| <u>Running Design Rules Check - Physical Rules</u> | 51 |

7

| | |
|---|----|
| <u>Capturing Physical Constraints</u> | 53 |
| <u>Using Constraint Manager with PCB Editor</u> | 55 |

8

| | |
|--|----|
| <u>Synchronizing Schematics and Boards</u> | 57 |
| <u>Need for Synchronization</u> | 58 |
| <u>Design Synchronization Tasks</u> | 58 |
| <u>Feedback Mode</u> | 59 |

Allegro X Front-to-Back User Guide


Preface

The front-to-back flow is the sequence of tasks you perform using Cadence tools to design a Printed Circuit Board (PCB). Depending of the stage in the PCB design cycle, these tasks are grouped as front-end and back-end tasks.

PCB Designing is a design solution that integrates PCB tools for creating projects, managing libraries, capturing schematics, packaging, physical placement and routing, and producing manufacturing output.

The front-to-back flow process is depicted in [Figure 1-1](#) on page 8. This flow lists the common design tasks that are involved in designing a PCB.

Figure 1-1 Front-to-Back Flow



How This Book is Organized

Chapter 1: Creating and Managing Libraries

This chapter explains the basic concepts of libraries. You also learn to create and manage a library in System Capture and OrCAD Capture.

Chapter 2: Capturing Logical Design

This chapter describes how to create a draft schematics and produce connectivity and simulation information for PCBs, using either Allegro X System Capture, or OrCAD Capture.

Chapter 3: Capturing Design Constraints

This chapter describes capturing constraints in a design using Constraint Manager. All tools in Allegro X front-to-back flow, use Constraint Manager to capture design constraints

Chapter 4: Creating Variants of Your Design

This chapter describes how to create variants of your design in System Capture. Using System Capture interface, you can create and manage designs that are different from each other by minor differences.

Chapter 5: Getting Logical Design Ready for Physical Layout

This chapter describes how to transfer your logical design to the physical layout tools. You also learn how to update the logical design with the changes on the board.

Chapter 6: Designing Layout

This chapter describes how to place and route your board-level design and generate manufacturing output using PCB Editor. This chapter also provides information on how to automatically route your board.

Tools used in this chapter:

☐ Allegro X PCB Editor

Lets you create graphic symbols that represent packages, mechanical elements, drawing formats, and custom pads

☐ Allegro PCB Router

A tool that handles high-density designs requiring complex design rules.

Chapter 7: Capturing Physical Constraints

Allegro X Front-to-Back User Guide

Preface

This chapter describes how to capture constraints on a physical board. For this you use PCB Editor and Constraint Manager

Chapter 7: Synchronizing Schematics and Boards

This chapter describes how to synchronize your schematic and board designs.

Creating and Managing Libraries

An electronic design is created by connecting components. The most difficult and time consuming part for designers is creating components. Before adding these components to your schematic, you need to design these components. After you design components, you need to store these into libraries.

Libraries are a collection of components that enable you to successfully design a schematic using schematic editors such as System Capture or OrCAD X Capture.


There are three types of libraries supported by the schematic design tools

- Allegro Unified Libraries: Only for logic designs created in System Capture
- OrCAD Libraries: Logic designs created in OrCAD Capture & System Capture
- DE-HDL Libraries (5x architecture): Logic designs created in System Capture and Design Entry HDL

Allegro X Front-to-Back User Guide


Creating and Managing Libraries

The following figure displays the location of the library management phase in the front-to-back flow.



Allegro Unified Libraries

Allegro Unified library format comprises one or more `.ldax` files that act as containers and store multiple libraries. Each library in turn can contain multiple parts. A part can be associated with a symbol, a datasheet, and footprint details. Multiple parts can refer to the same symbol. While symbol details and datasheet are stored in the `.ldax` file, the `.ldax` points to a `.dra` file for the footprint information. The following diagram describes how data is organized in a `.ldax` file.



OrCAD Libraries

Capture provides more than 80 libraries; in addition, you can create custom libraries. If you edit a library provided by Capture, you should give it a custom name so that you do not copy over your changes when you receive updated libraries. You can, for example, create a library to hold all your programmable logic devices, or hold schematic folders that you use often. There is no need to create a library for a particular project, because the design cache holds all the parts and symbols used in the project.

Since an OrCAD library is a file, you can work with it in the Windows File Manager as well as in Capture. It is recommended that, rather than editing parts in libraries provided with the install, you copy the part and make changes to the custom library.

Creating a Library

In Capture, you can add as many libraries as required by specifying a name and storage location for each library. Each library is available to each project. The library size is limited only by the amount of space on your system's hard disk; however larger libraries take longer to load.

When you create a new library, project manager adds an empty library to the project. To populate the library, you can create your own parts, or you can move or copy parts from another library.

Saving a Library


The changes you make to a part are temporary until you save the part or the library. When you save a library, you save all the parts and symbols residing in the library. If there are several parts or symbols opened in the part editor, the changes you make to any of them are saved.

For more information about creating and managing libraries in OrCAD X Capture, refer to *OrCAD X Capture User Guide*.

DE-HDL Libraries

In this libraries, data is arranged in the `Lib:Cell:View` format.

Each library has multiple parts, represented as a cell, and each cell has standard views such as `sym_1` (symbol view), `chips`, and `part_table`.



This figure shows the library structure where:

- Each individual library is stored in a directory bearing its name.

If you have Cadence supplied libraries, the `standard` library resides in the directory `<your_install_dir>/share/library/standard`.

- Under each library, there are one or more cells, each residing in a separate file system directory.

For example, the files of cells `inport` and `ioport` under the `standard` library reside in directories `<your_install_dir>/share/library/standard/inport` and `<your_install_dir>/share/library/standard/ioport` respectively.

- Under each cell, there are files of different views, each set residing in a separate file system directory.

For example, the files related to the symbol view `sym_1` reside in directory `<your_install_dir>/share/library/standard/ioport/sym_1`.

Library

A library is a set of cells that are related in any of these ways:

- Components of a single design (a design library)
- Components of same technology or family
- Common components potentially used in many designs (a reference library)

Cell

A cell is the basic building block of a design. It is a collection of views that describe the functionality and properties of an individual building block of a chip or system.


View

A view is a collection of related files that contain information about one type of representation, such as symbolic, schematic, simulation or layout. A cell may not contain all possible types of views (Packaged, Chips, Part table etc.).

Symbol Views

The symbol view is the drawing of the logical part. Each part can have one or more symbol views that are in effect different versions of the logical representation.

Figure 1-1 Example of Symbol Views



You need to create these versions when:

- You need different graphical representations as shown in above example.
- You need scalable symbols.

Different versions or symbol views are stored under directories named `sym_1`, `sym_2`, and so on.

Package View or Chips View

The `package` view or the chip view stores the package information like pin names and electrical information for the part. This view connects the logical view of a component to its physical view.

The pin information like pin names, types, loading and physical numbers is stored in the `chips.prt` file located in `chips` directory.

Part Table View

The part table view has additional physical part information that can be used to customize a part and is located in `ptf` directory. This view is used along with the package view or the chips view while packaging the part.

This view has additional properties that are used to customize a part. This view appears as a *part_table* directory and can have multiple files with the `.ptf` extension. This view is used while packaging the part along with the chips view.

A part table basically defines parts. A Part can have three types of properties: key, injected, and global.

For more information about the property types, refer to the [*Part Properties*](#) section of the Packager-XL Reference guide.

Simulation View

You can also associate a Verilog or VHDL module with each part used in a design and simulate the entire design using Cadence Simulation products. The simulation view contains all files required for simulating the part.

Allegro X Front-to-Back User Guide

Creating and Managing Libraries

Capturing Logical Design

Capturing a logical design or schematic is representing an electronic circuit as a logical design. When you create a logical design on a design software, you connect a components available in the library which represents a design. After creating a schematic, you perform design related procedures, such as simulate the design and analyze the design simulation results.


Creating Project for Schematic Design Tools

Irrespective of the schematic tool you are working with, you start the PCB design process by creating a project. A design project includes paths to libraries, part tables, tool settings, global settings, view directory names, and other related settings for designing a PCB to required

Allegro X Front-to-Back User Guide

Capturing Logical Design

specifications. You create project in the schematic tool that is being used to capture the schematic, Allegro X System Capture or OrCAD X Capture.



System Capture

Before you start designing schematic, you create a new System Capture project. Projects created in System Capture can be based on Allegro Unified Libraries, OrCAD libraries, or DE-HDL libraries.

When you create a project, a default schematic page is added and displayed. You can add or delete one or multiple sheets simultaneously. When you click a schematic sheet, the sheet opens in the canvas and you can view its contents. You can also preview the contents of a schematic page in a thumbnail without opening the page.

You can also perform other page manipulation operations, such as creating a new page or deleting an existing page from the Project viewer. You can drag and move the pages up and down to change their order in the Project viewer.

The cds.lib File

The `cds.lib` file defines all the libraries used in your schematic design and maps them to their physical locations. When you create a project, a `cds.lib` file is also created which contains:

- A directive to include the installed Cadence libraries. (For example: `INCLUDE <your_install_dir>/share/cdssetup/cds.lib`)
- A define statement that maps the logical project library (`projectname_lib`) to its physical name (`worklib`). (For example: `DEFINE myproject_lib worklib`)

The following example shows the contents of a typical `cds.lib` file:

```
DEFINE lstdtl ../../library/lstdtl
DEFINE memory ../../library/memory
DEFINE 54alstdtl ../../library/54alstdtl
DEFINE 54fact ../../library/54fact
```

Note: The library names after the `DEFINE` statement must be in lowercase characters.

Project File

When you create a new project, a project file called `<projectname>.cpm` in the project directory is created. The `<projectname>.cpm` file includes the following setup information for your project:

- The name of the top-level design and the library in which it is located

- The list of project libraries
- The name and location of the text editor for editing text files from Cadence tools
- The location of the temporary directory where tools generate intermediate data
- Set up directives for individual tools
- The current session name

For more information about project creation and setup in System Capture, refer to the *Project Creation and Setup* section of *System Capture User Guide*.

Creating Project Using OrCAD Capture

OrCAD Capture is a schematic design tool set for the Windows environment. With this tool, you can draft schematics and produce connectivity and simulation information for printed circuit boards and programmable logic designs. It is fully integrated with OrCAD PSpice and other PCB board layout tool set.

A project in OrCAD Capture refers to the collection of design file, part libraries, report files, and other associated materials that exist, as a set, within the environment.

When you create a project using OrCAD Capture, a design is immediately created with a project file `.opj` which contains details about the design. However, you also have the option of creating a design without first creating a project.

The project file consists of:

- Pointers for interacting with the design file (`.dsn`) file
- Other referenced files
- Outputs reports associated with the design file
- Information about libraries and VHDL files.

When the project is first created, the project manager creates a design file with the same name as the project. It also creates a schematic folder within the design file, and a schematic page within the folder. You can create a new design to replace the design created by the project manager.

For more information about project creation and setup in OrCAD Capture, refer to the *Working with Projects* section of *OrCAD Capture User Guide*.

Creating a Schematic

Using Cadence's schematic design tools, you can easily create a logical design and apply design procedures. The tools are used for capturing a logical design in the printed circuit board (PCB) design flow are:

- Allegro X System Capture
- OrCAD Capture

With these tools, you can create a project, place parts (components), connect parts, name signals, add ports, and generate parts.


Designing Schematic Using System Capture

Allegro System Capture helps you design a PCB in a schematic form and add constraints on it. The schematic design is passed to the layout tool, Allegro X PCB Editor to place and route the board-level design. Any changes made in the layout are then brought back to the schematic.

System Capture for PCB system design

System Capture can also be used for system-level designing. The objective of system design with System Capture is to enable design teams to quickly put together parts of the system that they know, create logical parts of the design, distribute those parts to individual teams of design experts. So, system designing is part of the design process right from the block diagrams, where the architects put down their initial thoughts using graphical tools, experiment with the way things are placed, add whatever is known at that time, and add information as the design progresses.

System Capture supports following system design flows:




Creating Schematic Using OrCAD Capture

Most of the electronic design projects have multiple PCB design. The multiple designs are connected to each other and create a complete electronic design.

OrCAD Capture provides the means to create electronic designs in two media: as schematics or as VHDL models. Schematic designs can include VHDL or Verilog models (one or the other, not both) as lower level hierarchical modules, but these models can only instantiate other models (of the same type) at lower levels in the hierarchy.

Consider the following illustration:



Any schematic design module can include either schematics or VHDL/Verilog models as instantiated components. However, VHDL/Verilog design modules are limited to other modules of the same type as instantiated components. Hence, if the root module of your design is a VHDL model, all lower level modules must also be VHDL models.

A design file also contains a design cache, which is like an embedded library — it contains a copy of all the parts and symbols used on the schematic pages. You can create a new design file to replace the design created by the project manager.

Using the design variants capability of OrCAD Capture, you can also manage unlimited board assembly variations without having to maintain duplicate schematics or manually edit individual BOMs. This capability reduces the number of files by maintaining all design assembly variations within a single design and outputs. On the schematic canvas, substituted and/or unplaced components within each assembly are displayed through graphical indicators for easy reference.

For more information about creating logical design using OrCAD Capture, refer to the *Working with Designs* section of *OrCAD Capture User Guide*.

Allegro X Front-to-Back User Guide

Capturing Logical Design


Capturing Design Constraints

A constraint is a user-defined requirement applied to a net or pin-pair in a design. Electrical constraints (ECs) govern the electrical behavior of a net or pin-pair in a design. For example, you can capture a constraint to define the maximum voltage overshoot tolerated by a net and capture the minimum first switch delay for a driver-receiver pin-pair in your design.

You can capture design constraints in Constraint Manager. You can use Constraint Manager with System Capture and OrCAD Capture, to capture and manage electrical constraints as you implement logic. Constraint Manager is well integrated with these tools, therefore, the changes that you make to constraint information in Constraint Manager are displayed in these tools. Similarly, the changes that you make to constraint information in these tools are displayed in Constraint Manager.

You can create and modify electrical constraints in Constraint Manager connected to System Capture.

All the constraints are stored in the Constraint Manager Database (CMDB) and saved in the dictionary and constraints file *designname.dcf*.



Capturing Constraints in System Capture


When creating a design schematic in System Capture, designers can add constraints in any of the following:

Allegro X Front-to-Back User Guide

Capturing Design Constraints

■ Constraint Manager

Capture and manage electrical constraints as you implement logic. Constraint Manager is integrated with System Capture. As a result, the changes made to constraints in Constraint Manager are displayed in System Capture, and the changes that you make to constraints in System Capture are displayed in Constraint Manager. Launch Constraint Manager from the *Electrical Analysis* menu.




■ Properties Window

Allegro X Front-to-Back User Guide

Capturing Design Constraints

In addition, System Capture offers designers the ability to set up constraints at the net-level or DiffPair-level using the Properties window. The constraints tab is also called the Docked Constraint Manager.




The basic difference between working with Constraint Manager, the application, and the constraints in the *Property* window is the scope and the sequence. If the net elements are on the same page of the schematic, you can use the docked Constraint Manager, whereas if

you are setting up constraints for nets and XNets that are not on the same page, you can use the spreadsheet-based Constraint Manager.

Front to Back Constraint Flow

In the front-to-back constraint flow (see [Figure 3-1](#) on page 30), all constraint and netlist information is exported from System Capture (*File – Export to Layout*) and imported into PCB Editor or APD (*File – Import Logic*).

Figure 3-1 front-to-back flow



For detailed information, see [Exporting Logical Design to Physical Design](#).

Back to Front Constraint Flow

In the back-to-front constraint flow, constraint and netlist information is exported from the PCB- or package-editor (choose *File – Export Logic*) and imported into System Capture (choose *File – Import – Layout*).

In System Capture, the electrical constraint import is controlled by the *Import Layout* dialog box.

Allegro X Front-to-Back User Guide

Capturing Design Constraints

In the *Layout* field specify the *Allegro PCB Editor* option.

Once you import the constraints, the Constraint Difference Report is displayed listing all the objects with conflicting constraints.

The report helps you to choose an appropriate option and shows the result after completion.

| Report summary | |
|----------------------------|---|
| Report time | Thu Sep 19 10:56:44 2013 |
| Software version | v16-6-112AX_9/8/2013 |
| Layout | D:\e_drive\allegro\16.64\testcase\F2B_pstcmdb2_as_base\F2B_pstcmdb2_as_base\worklib\test\physical\test1.brd |
| Schematic | D:\e_drive\allegro\16.64\testcase\F2B_pstcmdb2_as_base\F2B_pstcmdb2_as_base\worklib\test\packaged\pstcmdb.dat |
| Baseline File | C:\temp\#Taaaaad05896.tmp |
| Destination design updated | Yes |
| Update Mode | Diff3 |
| Constraint Information | |
| Objects with conflicts | 0 |

Summary
No comparison performed

Notes

Warning baseline file(s) are invalid and no changes are being made.

Revision numbers are updated but all edits will need to be done manually.

For further information, see the following:

- [*Allegro Constraint Manager User Guide*](#) for Constraint Manager connected to Allegro PCB Design.

Allegro X Front-to-Back User Guide

Capturing Design Constraints

Creating Variants of Your Design

In today's market-place, there exists a need to create designs that share a common set of core elements and that vary because of minor differences. Requirements of targeted market segments or destination country or small changes in feature set often cause these differences. To understand these differences, let's consider two examples.


- Example 1: Two designs, Europe and US, share a common set of components. The only difference is in the resistor R1 that has different values, 10K for Europe and 5K for US.
- Example 2: Two designs, Japan and India, share a common set of components. The only difference is that IC U5 is present in Japan and is absent in India.

Even if there is a difference in only one component in two designs, each design is considered a new product. The individual designs require a new assembly with a unique bill of materials and documentation. If these designs have a change in footprints, they may require separate assembly process.

Allegro X Front-to-Back User Guide

Creating Variants of Your Design

To manage such variants in the PCB design, you use System Capture. These tools let you create and manage different variants of a base design that are different from each other by small differences.



Managing Variants in System Capture

System Capture supports creation and management of design variants on schematic sheets. You can create multiple variants of a base design and modify the components in the base schematic for use in the variants.

When you create a new variant in System Capture, the tool automatically switches to the Variant view for the newly created variant so that the variant data can be edited.

For more information about creating and managing variants using System Capture, refer to the Managing Variants in System Capture in the *Schematic Design using System Capture*

Allegro X Front-to-Back User Guide

Creating Variants of Your Design


Getting Logical Design Ready for Physical Layout

Once the schematic capture process is completed, the next step is to get the design ready for PCB layout. Before pushing the design into the PCB domain, it is important to verify the design and ensure that everything runs smoothly in PCB Editor.

Allegro X Front-to-Back User Guide

Getting Logical Design Ready for Physical Layout

For this, you run Design Rules Check (DRC) to check for proper placement of elements on the drawing, consistency between the logic and body drawing, properties and property values, unconnected elements, and invalid names.



Preparing a System Capture Design for Physical Layout

System Capture lets you run design rule checks (DRCs) to identify connectivity and other errors in the design.

System Capture provides a standard set of DRCs, and also lets you write your own custom DRCs in the Tcl language and run the custom DRCs. DRCs, such as the property overlap DRC, are controlled by the values set for the variables in the overrides value TCL file.

You can enable or disable individual DRCs. When you run DRCs, the DRC errors are reported in the Violations window. You can also set the error severity level -- Error, Warning or Information -- to be reported in the Violations window if an enabled DRC fails. For example, if you set the error severity level for the Unconnected Nets DRC as Warning, System Capture displays warning messages for each unconnected net in the Violations window.

System Capture packages your design on the fly, no separate step is required to package your design before you export the design files to a layout editor.

After you are done with the schematic design, you can generate following outputs from a System Capture schematic.

- [Bill of Materials \(BOM\)](#)
- [PDF of the Design](#)

Preparing an OrCAD Capture Design for Physical Layout

Before converting your design for PCB Editor, it is a good design practice to verify your design by running Design Rules Check for validating physical rules.

When you run the Design Rules Check tool, errors are marked on your schematic pages. Warnings are also marked, provided, the Create DRC markers for warnings check box was selected before running the design rules check.

When you run the Design Rules Check tool, Capture creates a report (.DRC) of warning and error messages. You can view the report in a text editor. These messages also appear in the session log.

In addition to the report, the Design Rules Check tool places error and warning markers on the schematic pages as well.

Note: For detailed information about Design Rules Checker in OrCAD Capture, refer to [OrCAD Capture User Guide](#).

Exporting an OrCAD Capture

Annotating the Design

By annotating your design (that is, by assigning reference designators and net names to unnamed parts and electrical connections in your design), you provide the means by which to pass it “downstream” to other layout design tools (PCB Editor, for example) that take it beyond the schematic capture phase of the design.

The procedures involved in converting your logical design to physical layout are:

- Customizing Part References in a Design

You can customize the way Capture assigns part references in your design. You can specify a range of part reference values that Capture will use to annotate a schematic page or a hierarchical block in your design.

- Backannotating

When you need to transfer packaging information to your schematic folder from other EDA tools, use the backannotate tool. When you need to backannotate properties, use the Update Properties tool (see To update part or net properties). Using Backannotate, you can import changes created by external tools such as PCB layout packages. Capture uses a simple file format to provide support for gate swapping, for pin swapping, and for changing or adding properties on parts, pins, or nets. If the external tool creates a backannotation file, edit the file to match the format described in Designating pins, gates, or packages for swapping.

Backannotating board file information to your schematic design is a matter of creating a report file and reading it back into Capture.

- Annotating Schematic Information

If you make changes to your design in Capture, you can bring those changes into PCB Editor. In addition, you must save your Capture design before you can create a netlist.

To forward, annotate schematic information from Capture. Capture includes functionality with which you can forward annotate your schematic data, such that it can be included in a PCB Editor board design.

You can choose the sequence in which the components of your design are annotated.

The Annotation Sequence list contains three options that you can use to decide the sequence in which the objects on your design are annotated — Default, Left to Right, and Top to Bottom.

■ Designating Pins, Gates, or Packages for Swapping

For PCB designs, a swap file is a text file containing old and new part references for use with the Backannotate command. Swap files are typically created by another application, such as PCB Editor. You can also create a swap (.SWP) file using any text editor that saves files in the ASCII format.

When you are creating a swap file, include only the changes from the present state of the design to the state you want it to have. For example, you might place a part as U1 in the design, and change it in a PCB layout package first to U2, then to U3. The swap file should reflect the change from U1 to U3; do not include the intermediate step involving U2.

For gate swaps, ensure that the gates being swapped are of the same type. If they are not, you may get incorrect results.

For pin swaps, an additional element — the part reference — must be specified before the old and new values. Pin swap is limited to pins of the same type and shape on the same part. For example, you can swap data pins on U5B, but you cannot swap a pin on U5B with a pin on U5C.

■ Creating an update file

The update file is used by the Update Properties tool to determine which objects to change, which of the objects' properties are affected, and what values those properties receive. You can create an update (.UPD) file using any text editor that saves files in ASCII format. The file can include comments; any text to the right of a semicolon is ignored by the Update Properties tool. Strings in the update file (except for comments) must be enclosed in quotation marks and cannot exceed 124 characters. You can use spaces and tab characters to format the update file in rows and columns, as shown in the example below.

■ Creating a Combined Swap and Update File

You can create a file that combines the swap file and update file information. Run Backannotate to use a combined swap and update file. Swap and update files should have the same .SWP file extension as normal swap files.

Generating a Bill of Materials

Bill of Materials (BOM) helps you place an order for the required components. A BOM report lists all the components used in a design along with the part numbers and values of the different properties of each component. You can specify the properties to be displayed in a BOM report.

Live BOM presents an always up-to-date view of the design BOM with minimal configuration required. Live BOM is updated when you:

- Use *Place Part* and save the project.
- Use *Add To BOM* from Unified Search in or from the *Library* section in the *Search* tab of the Web dashboard
- Modify the quantity of a component in the *Live BOM* tab in System Capture or *BOM* tab in the Web dashboard

From System Capture, you can access *Live BOM* from the *Project Explorer*.

To view *Live BOM* for a design, do the following:

1. Open the Project Explorer Settings.
2. Ensure the *Live BOM* option is enabled.
3. Click the *Live BOM* entry in the *Project Explorer*.

The *Live BOM* tab opens.

For more details, see the sections on [Accessing Live BOM](#) and [Using Bill of Materials](#).

Generating PDF of Schematic Design


System Capture provides the standard plotting and printing functionality. You can print your design, save as a basic PDF file, PDF/A or a Smart PDF.

Smart PDFs usually load faster as they are smaller in size compared to traditional PDFs. You can explore the available print options when creating a PDF, such as how to:

- Password protect the PDF with the *Encrypt PDF* option.
- Allow or block printing the PDF.
- Specify what changes are allowed in the PDF, such as commenting, page manipulations, and so on.
- Control copying of text and other objects.
- Grant access to screen reading devices.

For details, see the section on [Printing and Generating PDFs of a Design](#).

Designing Layout



PCB Editor is an intuitive, easy-to-use, constraint-driven environment for creating and editing simple to complex PCBs. Its extensive feature set addresses a wide range of design and manufacturability challenges.

Cadence's Allegro PCB Editor helps you perform the major board tasks of design, including:

- Floor planning and Placement
- Routing
- Constraint Management
- Placement Replication
- Multi-Line Routing

Physical Layout using OrCAD PCB Editor

After packaging the logical schematic, the next step is to design the physical layout. Native design logic refers to design data extracted from the logic design tools that create schematics or logic design files, that interface with the layout editor.

Following are the tasks that are required for designing the physical layout phase of PCB Flows:

- [Creating a Board Outline](#)
- [Creating Symbols and Padstacks](#)
- [Importing Logic](#)
- [Defining Layers](#)
- [Defining Constraints](#)
- [Placement](#)
- [Routing](#)
- [Design Synchronization](#)

Creating a Board Outline

The board outline defines the area within which the components in your board will be placed and routed. A board outline can be of any closed shape.

Creating Symbols and Padstacks

Before you import your logic design from logic design tools into Allegro PCB and Package, you need to create symbols and padstacks. A symbol is a set of data that can be used to represent any design element. A padstack is a file that contains information for each layer in a design.

- Package/Part (.psm)
- Mechanical (.bsm)
- Format (.osm)
- Shape (.ssm)
- Flash (.fsm)

Once you create a symbol, you can save it in a library so that you can reuse the symbol. After you load a library symbol into your layout, Allegro PCB and Package uses that symbol definition for future instantiations. If that symbol does not exist in your layout, Allegro PCB and Package looks for the symbol in the library.

Importing Logic

The Import Logic dialog box is displayed when you run the netin command. It is the interface from which you load the logic for your design into the Allegro PCB and Package database and establish the operating characteristics for the netrev utility.

The transfer of logic from logic design tools is governed by the constraint Manager-enabled flow.

Defining Layers

A layer is an insulated plane in the design that contains lines of etch. The ordered stack of layers in your design is also called the cross section.

Before you begin placement and routing, you define layers and their various characteristics as part of setting up your layout. While you place and route, you might need to insert extra routing layers if the design is too dense to complete or you might need to delete layers because of an Engineering Change Order (ECO).

The layout cross section consists of the ordered layers of your layout, including the information about their type, thickness, electrical behavior, and shielding. You also specify whether to photoplot positively or negatively when you set up your cross section.

For more information, refer to the [Capturing Physical Constraints](#) chapter.

Defining Constraints

When you start a new design, you set design rules and constraint values that conform to your design rules. You can set the values using the constraint dialog boxes.

A constraint is a user-defined limit applied by design rule checking (DRC) to one or more physical elements in a design. When you define and apply a constraint value, Allegro PCB and Package adheres to that constraint in automatic and interactive processing and flags violations with DRC markers. You can think of a constraint as a bundled set of properties.

Allegro PCB and Package provides a set of predefined design rule types, each with its own descriptive name; for example, Line to Pin Spacing and Minimum Line Width.

Placement

Allegro PCB and Package provides a variety of interactive and automatic features for placing components and swapping pins, functions (gates, inverters, or logical elements within a packaged component), and components.

You can use interactive placement to place all components individually, or you can place components of the same type during one pass.

In automatic placement, Allegro PCB and Package places components automatically based on controls that you set before starting automatic placement and by assigning certain placement properties that restrict or influence component positioning and part packaging.

Routing

The next phase in the PCB flow after placing the components on the board is routing the connections.

The Allegro PCB Designer Routing Option is tightly integrated with the PCB Editor. Through the Routing Option interface, all design information and constraints are automatically passed from the PCB Editor. Once the route is completed, all route information is automatically passed back to the PCB Editor.

Routing is the process of making electrical connections in your design. You can route interactively or automatically. You can also specify the order in which pins are routed on a particular net.

Increased design complexity, density, and high-speed routing constraints make manual routing of PCBs difficult and time-consuming. The challenges inherent in complex interconnect routing are best addressed with powerful, automated technology. The robust, production proven autorouter includes a batch routing mode with extensive user-defined routing strategy control as well as built-in automatic strategy capabilities

Design Synchronization

In the design synchronization phase, you bring the schematic and the PCB Editor board in sync. You resolve both property and connectivity changes between the schematic and the board.

Need for Synchronization

You need to synchronize the changes that occur on the board or in the schematic after the initial transfer of packaged information to the board.

The changes that occur in the board after the initial transfer of packaged information from the schematic are of the following four types:

| Types of Changes | Description |
|------------------------------|---|
| Component changes | You can add new components in the design to handle signal integrity and electromagnetic compatibility problems. |
| Connectivity changes | You can make connectivity changes to facilitate routing after the initial placement of components. Connectivity changes may be caused by pin swaps, section swaps, and reference designator (refdes) swaps. |
| Reference designator changes | You can change reference designators to debug board problems. |
| Property changes | You can modify certain components in the board. These modifications will cause property changes. |

Generating Manufacturing Output

This section highlights the tasks and Allegro PCB and Package features used to generate output for the manufacturing process:

- Creating NC Drill data
- Generating silkscreens
- Generating pen plots
- Creating artwork
- Drafting and dimensioning

Physical Layout using OrCAD Capture

After creating a schematic and verifying the logic, the next step in the design process is to create the physical layout of the PCB board in PCB Editor; the Cadence tool for designing physical layout of a PCB board.

Capture offers full integration with Cadence® PCB Editor tool suite, allowing you to use all of Capture schematic design capabilities to enter your PCB projects, then export the information to PCB Editor for layout and routing.

While the actual board design tasks are performed in PCB Editor, there are a few tasks that must be performed in Capture to prepare the schematic for the layout.

Following are the design tasks and the best practices must be followed during the schematic capture stage to ensure that process of exporting data to PCB Editor is completed smoothly:

- Preparing the Schematic for Layout
- Property Flow from Capture to PCB Editor
- Generating Initial Board File
- Backannotation from PCB Editor
- Running Design Rules Check - Physical Rules

Preparing the Schematic for Layout

Before you design the physical layout of your schematic in PCB Editor, you should validate your design to ensure that the object names used in schematic follow the object naming convention required in PCB Editor. This section lists some of the recommendations or best practices to be followed in Capture to ensure that schematic is successfully exported to PCB Editor.

Property Flow from Capture to PCB Editor

When you netlist a Capture schematic, not all properties defined in Capture are transferred to PCB Editor. For a property to flow from Capture to PCB Editor it needs to be included in the configuration (.cfg) file.

The configuration file specifies net, part (function), and component instance and component definition properties. This mapping determines what properties may be netlisted from Capture to PCB Editor or back annotated from PCB Editor to Capture. If a Capture property is not included in the configuration file it is not passed to PCB Editor. Similarly, if an PCB Editor property is not listed in the file, it does not get back annotated to Capture.

How properties are netlisted from Capture to PCB Editor

Not all properties in the configuration file show up as properties in PCB Editor. Some of these properties are used in generating portions of the netlist PST*.DAT files.

In PCB Editor, component properties (package properties in Capture) take precedence over function properties (part properties in Capture). So in the netlist, a package property value is used if both a part and package have values for the same property. Capture always uses the occurrence values in the netlist. For a design, you can have multiple configuration files.

Generating Initial Board File

While netlisting a Capture schematic, if required, you can also generate initial board file by selecting the Netrev option in the PCB Editor tab of the Create Netlist dialog box.

In order to generate PCB Editor board file, perform the steps listed in the Generating PCB Editor Netlist section to launch the Create Netlist dialog box and specify netlisting options.

On successful netlisting, blank board file is opened in PCB Editor where you can place the parts and route your ratsnest.

Cross Probing for PCB Editor

After creating the board file, you place and route the board. This includes placing the parts in PCB Editor/Allegro SI/PCB Editor, APD and routing the nets. Sometimes, you may also require to swap pins or sections/functions to make routing easier. You can select the components from the Select elements for placement list in the Placement dialog box and then place them directly on the board. You can also place the components directly from the Capture schematic design. This feature is called cross probing. Between Capture and PCB Editor, there are two cross probing functions: cross highlighting and cross selection.

Cross selecting between Capture and Allegro PCB Editor

If you are placing parts in PCB Editor using Place - Manually command, then select one or more parts in Capture and the corresponding parts will be selected in the Placement dialog box in PCB Editor. This option is only available when PCB Editor is active (running) and Intertool Communication (ITC) is enabled in Capture.

Cross highlighting between Capture and PCB Editor

Cross highlighting applies to three different types of objects: parts, nets and pins. Following are the general rules of cross probing:

- If PCB Editor is in highlight mode, you can select an object in PCB Editor, and the corresponding logical element in Capture is highlighted.
- If PCB Editor is in dehighlight mode, when you dehighlight a physical object, the corresponding logical element is dehighlighted in Capture. Deselecting an element in Capture dehighlights the corresponding element in PCB Editor.
- In Capture, when you select a component, its corresponding physical part is only highlighted in PCB Editor if you are in PCB Editor highlight mode. Otherwise, selection in Capture has no effect in PCB Editor, unless you are using cross selection.

Locking Components during Cross-Probing

When you cross probe between Capture and PCB Editor, you need to keep selecting components in your design to place them on your board.

In many cases, you create elaborate design with a large number of components and intricate connectivity. So when you keep selecting the components and nets on your design, you might inadvertently shift a component. This shift, in some cases, might even cause issues of connectivity.

Backannotation from PCB Editor

The Back Annotate dialog box appears when you choose Back Annotate from the Tools menu after selecting the design folder of a Capture project. The back annotation process generates a Capture compatible swap file, which is based on the differences between the logical view and the physical view.

You use back annotation to synchronize the design file with the changes done in the board file. Changes in the PCB Editor board need to be back annotated to the Capture schematic to ensure the physical board design is consistent with the logical schematic design.

Running Design Rules Check - Physical Rules

Before generating a physical netlist for exporting to PCB Editor, it is a good design practice to verify your design by running Design Rules Check for validating physical rules.

The Design Rules Check tool scans schematic folders to verify that a design conforms to design rules; it generates a report of error and warning messages and places markers on the schematic page to help you locate problems.

Allegro X Front-to-Back User Guide

Designing Layout


Capturing Physical Constraints

A constraint is a user-defined rule applied by Design Rule Check (DRC) to a physical element in a design. When you define and apply a constraint, the layout editor adheres to that constraint during automatic and interactive processing and flags violations with DRC markers.

Allegro X Front-to-Back User Guide

Capturing Physical Constraints

Design rules must be followed while routing the design. You can define spacing and physical design rules within the PCB Editor user interface using the Constraint Manager.



Using Constraint Manager with PCB Editor

Constraint Manager is a spreadsheet-based application with an easy-to-use interface for entering constraints. Another advantage of using Constraint Manager is that it allows you to create generic constraints that you can apply to multiple nets or Xnets at the same time. These reusable constraints are called CSets (Constraint Sets). At a later point in time, if your design requirements change, you can edit the generic rule. The updated rule will be automatically applied to the nets or Xnets that refer to the rule. The existing routes will not modify, but may show DRCs.

Sharing Constraint Details with Schematic Design Tools

If you have made changes to the design in physical layout tool, the logical design needs to be updated with these changes, to ensure that the designs are synchronized. This flow of constraints and other data from Allegro PCB Editor to logic design tools is referred to as back-to-front flow. To update the logical design with the modifications in the physical layout of the design, use *Import Physical* command from the logic design tools.

The files that are read by the logic design tools, while importing changes communicate component, part, function, pin, and electrical constraint information.

For more information on the files used in the back-to-front flow, see the section *Back to Front Constraint Flow* in [*Allegro Constraint Manager User Guide*](#).

Constraint Manager provides the following functionality:

- Creating topology files to use with electrical constraint sets
- Importing electrical constraint sets
- Assigning electrical constraint sets to buses, differential pairs, and XNets

The layout editor designs begin with default constraint sets (named DEFAULT) for spacing and physical constraints. However, electrical constraint sets do not have a default.

You can edit the spacing and physical default constraint sets and specify where and to what elements each constraint applies. You can also assign height information to package symbol files (.dra) and to package keepin and package keepout areas of a board file (.brd) or substrate design file (.mcm).

For more information about constraints in PCB Editor, [*Allegro X Constraint Manager User Guide*](#) for Constraint Manager connected to Allegro PCB Design.

Allegro X Front-to-Back User Guide


Capturing Physical Constraints

While designing a schematic in Capture, you can specify high-speed constraints as net properties and take them through a complete front-to-back flow. As net properties are passed to the physical netlist generated by Capture, these constraints are also passed to the PCB Editor. In PCB Editor, you can modify these constraints by launching Constraint Manager. Following figure shows the flow of signal properties.

For more information about capturing physical constraints in OrCAD PCB Editor, refer to *OrCAD X Capture User Guide*.

Synchronizing Schematics and Boards

In the design synchronization phase, you bring the schematic and the board in sync. You resolve both property and connectivity changes between the schematic and the board.



Need for Synchronization

The primary need for synchronization is caused by changes that occur either in the board or in the schematic after the initial transfer of packaged information to the board.

The changes that occur in the board after the initial transfer of packaged information from the schematic are of the following four types:

1. Component changes

You may add new components in the design to handle signal integrity and electromagnetic compatibility problems. These components may include termination resistors, series or shunt buffers, and bypass capacitors.

2. Connectivity changes

You may make connectivity changes to facilitate routing after the initial placement of components. Connectivity changes may be caused by pin swaps, section swaps, and reference designator (refdes) swaps.

3. Reference designator changes

You may change reference designators to debug board problems.

4. Property changes

You may modify certain components in the board. These modifications will cause property changes.

Design Synchronization Tasks

The entire Design Synchronization process can involve the following tasks:

1. Package and export the schematic design to the layout editing tool by running Packager-XL in the Forward mode.
2. Compare the schematic and layout designs.
3. Package the design for feedback by running Packager-XL in the Feedback mode.
4. Backannotate the physical connectivity changes to the schematic.
5. Backannotate the schematic based on information in the board.
6. Run the Packager utilities to complete any or all of the following steps:
 - a. Generating the Bill of Materials

- b. Performing electrical rule checks
- c. Generating netlist reports

Feedback Mode

In the Feedback mode, Packager-XL receives changes made in PCB Editor and incorporates these changes into the logical design. To run the Feedback mode, you need to run the Import Physical command.

After you have packaged the design and prepared the board, you may add new components, or make property, connectivity, or reference designator changes. These changes cause the schematic and the board to go “out of sync”. You can use the Feedback mode to incorporate the logical changes and assignments made in the physical layout back to the design. When Packager-XL completes packaging the design, a confirmation message is displayed and you want to view the results.