Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro X Platform Products contain technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. vtkQt, © 2000-2005, Matthias Koenig. All rights reserved

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seg. or its successor.

Contents

Setting Up a Die Stack	5
Step 1: Define the Package Cross-Section	5
Step 2: Define the Die Stack	3
Step 3: Define a Spacer Symbol	7
Step a: Building the Symbol	7
Step b: Specifying Properties	7
Step 4: Define an Interposer Symbol 8	3
Step a: Building the Package Symbol	3
Step b: Specifying Properties 8	3
Step 5: Route to and from the Interposer	9
Routing to the Interposer	9
Routing from the Interposer	9

3

Setting Up a Die Stack

This document describes the recommended best practice to ensure success in setting up a package cross-section and a die stack.

For complete information on this topic, see the Allegro X User Guide: Preparing the Layout and the Allegro X PCB and Package Physical Layout Command Reference.

To set up a die stack, perform these steps:

- Step 1: Define the Package Cross-Section on page 5
- Step 2: Define the Die Stack on page 6
- Step 3: Define a Spacer Symbol on page 7
- Step 4: Define an Interposer Symbol on page 8
- Step 5: Route to and from the Interposer on page 9


Step 1: Define the Package Cross-Section

- **1.** Choose *Setup Cross-section* from the menu in Allegro X Advanced Package Designer to open the Cross-section Editor window.
- **2.** Add the appropriate layers between the surfaces:
 - □ Each flip-chip die requires a CONDUCTOR layer and a DIELECTRIC layer above and below it. Generally, you place flip-chip dies on the top package substrate or bottom package substrate, or both.
 - Each wire bond die requires a DIE layer outside the package substrate with a DIELECTRIC layer above and below it.
 - □ Each interposer requires a DIE layer outside the package substrate with a DIELECTRIC layer above and below it.
 - Each spacer requires a DIELECTRIC layer that is named to allow the placement of geometry on it.

Setting Up a Die Stack

Example

The following table shows a stackup example and the layers that you use to create it. Note that the blue layers are die-stack layers. The die-stack editor maintains the ordering and sequencing of these layers. For example, if you add these layers above the substrate in the cross-section, and then want to move them below the substrate, you do not need to change the cross-section. Instead just change the Placement Layer in the die-stack editor.



Step 2: Define the Die Stack

1. Add the required die and BGA to the design.

Use these commands: Add - Co-Design Die or Add - Standard Die; Add - Standard Package.

Note: You place flip-chip dies on the top or bottom substrate surfaces, or both; place wire bond dies on DIE layers above or below the substrate surfaces, or both, as necessary.

2. Add the spacers and interposers as required.

Use these commands: Add - Spacer, Add - Interposer. See <u>Step 3</u>: <u>Define a Spacer</u> <u>Symbol</u> and <u>Step 4</u>: <u>Define an Interposer Symbol</u> for definition requirements.

3. Choose *Edit – Die Stack* to open the Die-stack Editor.

Setting Up a Die Stack

The dies, interposers, and spacers in the selected diestack are listed in the *Die stack members* group.

4. For each die, interposer, or spacer listed specify or reset the parameters as required.

Note: Right-click the RefDes to access options.

Step 3: Define a Spacer Symbol

You can add spacers from pre-defined spacer symbols or create them in real time using the the *Add – Spacer* command.

To pre-define a spacer symbol:

- **1.** Build the symbol.
- 2. Specify the properties.

Step a: Building the Symbol

When you build the symbol in the Symbol Editor, add the following to the mechanical symbol (.bsm):

- A filled rectangle on *PART_GEOMETRY/PLACE_BOUND_TOP*
- A filled rectangle on CONDUCTOR/TOP class and subclass
- Ref ID text on REF_DES/ASSEMBLY_TOP
- A rectangle on the PART_GEOMETRY/ASSEMBLY_TOP class and subclass (optional)

Step b: Specifying Properties

When you create a spacer symbol in the Symbol Editor, you can specify properties for a spacer's thickness, material, and part number using the property edit command. Each spacer symbol instance in a package design inherits these properties. You need to enter valid values for Material Name and Thickness before the SiP tool can place the symbol. The property names are:

- DIELECTRIC_THICKNESS, a number, for example, 100.00
- DIELECTRIC_MATERIAL, a material existing in the material file (mcmmat.dat), for example, PHENOLIC

Setting Up a Die Stack

You can invoke the Material Browser by clicking the ... button that follows the Material text box in the Add Spacer dialog box.

■ PART_NUMBER, an alphanumeric string, for example, 1ZX-256X-CL4

Step 4: Define an Interposer Symbol

Due to the complexity of interposer symbols, you cannot create them in real time using the Add - Interposer command. You must add them from pre-defined symbols.

To build an interposer symbol:

- 1. Build the package symbol.
- 2. Specify the properties.

Step a: Building the Package Symbol

Before adding an interposer to a die stack, build it as a package symbol (.psm) with the following:

- A filled rectangle on PART_GEOMETRY/PLACE_BOUND_TOP
- Ref ID text on REF_DES/ASSEMBLY_TOP
- Clines, vias, and shapes on CONDUCTOR/TOP
- A rectangle on the PART_GEOMETRY/ASSEMBLY_TOP class and subclass (optional)
- A corner mark to help view rotations

Note: The interconnect that you use for interposer symbols is limited to clines, vias, and shapes (no pins).

Step b: Specifying Properties

You must add the BOND_PAD property to every via that will have a wire bond attached to it (This tags the vias as bond fingers). You can add the properties for the thickness, material, and part number for an interposer in the Symbol Editor or add the values directly into the Add Interposer dialog box. The SiP tool assigns these properties to each interposer symbol instance in a package design. If the SiP tool does not find a given property on the pre-defined symbol, you need to enter a value in the dialog box before the SiP tool can place the symbol. The property names are:

Setting Up a Die Stack

- PART_NUMBER, an alphanumeric string, for example, 1ZX-256X-CL4 (optional)
- CONDUCTOR_THICKNESS, a number, for example, 30.48
- CONDUCTOR_MATERIAL, a material existing in the material file, mcm_mat.data, for example, COPPER
- DIELECTRIC_THICKNESS, a number, for example, 100.00
- DIELECTRIC_MATERIAL, a material existing in the material file, mcm_mat.dat, for example, CERAMIC

Note: You can invoke the Material Browser by clicking the ... button that follows the Name text box in the Add Interposer dialog box.

Step 5: Route to and from the Interposer

This section describes routing to and from the interposer.

Routing to the Interposer

1. From the menu, choose Route - Wire Bond - Add and select the die pins for wire bonding.

In the Options tab:

- Add a new Group name.
- Select the Wire Profile.
- Set Pattern Style to Direct Connection.

Because the bond fingers already exist on the interposer, the wirebonder ignores the bond finger set in the dialog box and uses the bond finger on the interposer.

- 2. In the design, right-click and choose Settings to set any necessary wire bond constraints.
- **3.** Guide the wire bonds to make the connections to the bond fingers on the interposer.

Routing from the Interposer

- 1. Run wirebond select.
- 2. Set the Find Filter to Vias only to allow selection of the interposer bond fingers.
- **3.** Select the interposer bond fingers for wire bonding.

Setting Up a Die Stack

4.	Right-click and choose Add.		
	In 1	the Options tab:	
		Add a new Group name.	
		Select the Wire Profile.	
		Set the Pattern Style.	

□ Set the terminating bond finger padstack.

Set the Pattern Length.

- **5.** Right-click in the design and choose *Settings* to set any necessary wire bond and bond finger attributes and constraints.
- **6.** Guide the wire bonds to the terminating bond finger locations.