Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro® Design Entry HDL contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

# **Contents**

<u>1</u>	
Introduction to CPM Files 2	29
Local Project Files	
Project File (.cpm) example	
User-Specific Project Settings File	
Site Project File	
Creating Site Project File for All Projects	
Custom Site Environment	
Installation Project File	6
Locking Directives	37
Project Settings at Different Levels	37
Locking a Directive	37
Locking Support for Directives at Different Levels	
Reading Settings from CPM Files at Different Levels	9
<u>2</u>	
Allegro Design Entry HDL CPM Directives 4	ŀ3
Design Symphronization CDM Directives	
Design Synchronization CPM Directives 4	-8
Design Entry HDL Utilities CPM Directives	.9
Allegro FPGA System Planner CPM Directives	iC
Allegro Design Publisher CPM Directives	
Rules Checker Directives	
 CREFERHDL CPM Directives5	
BOM-HDL Directives	
Design Variance CPM Directives	
Archiver CPM Directives 5	;1

Packager-XL Directives	. 52
System Connectivity Manager CPM Directives	. 54
Schgen CPM Directives	. 55
Part Developer CPM Directives	. 57
Engineering Data Management Directives (EDM)	. 62
Allegro EDM Flow Manager  Part Information Manager  _ibrary Revision Manager	. 62
Cache Management	. 63
Allegra Decign Management (Team Decign) Directives	
Allegro Design Management (Team Design) Directives	
Allegro Design Management (Team Design) Directives  Allegro System Capture CPM Directives	
	. 65
Allegro System Capture CPM Directives	. 65 . 65
Allegro System Capture CPM Directives Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives	. 65 . 65 . 67
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives  Schematic Grid CPM Directive  Object Formatting CPM Directives  Directives for the LINE Object	. 65 . 65 . 67 . 67
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects	. 65 . 65 . 67 . 69 . 69
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects Other Directives Related to Objects	. 65 . 67 . 67 . 69 . 69
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects Other Directives Related to Objects Packaging CPM Directives	. 65 . 67 . 67 . 69 . 69 . 69
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives  Schematic Grid CPM Directive  Object Formatting CPM Directives  Directives for the LINE Object  Directives for the TEXT Objects  Other Directives Related to Objects  Packaging CPM Directives  TOC and Table Object CPM Directives	. 65 . 67 . 67 . 69 . 69 . 69
Allegro System Capture CPM Directives  Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects Other Directives Related to Objects Packaging CPM Directives	. 65 . 67 . 67 . 69 . 69 . 69
Allegro System Capture CPM Directives Schematic Canvas CPM Directive Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects Other Directives Related to Objects Packaging CPM Directives TOC and Table Object CPM Directives Design Integrity CPM Directives	. 65 . 67 . 69 . 69 . 69 . 70
Allegro System Capture CPM Directives Schematic Canvas CPM Directives Schematic Grid CPM Directive Object Formatting CPM Directives Directives for the LINE Object Directives for the TEXT Objects Other Directives Related to Objects Packaging CPM Directives TOC and Table Object CPM Directives Design Integrity CPM Directives	. 65 . 67 . 69 . 69 . 69 . 70

2

<u>ADD BBOX</u>
ADD_BLOCK_DIAGRAM
<u>ADD_COMMENTS</u>
ADD COMMENTS TO INSTANCES78
ADD_COMMENTS_TO_NETS79
ADD_COMMENTS_TO_PINS80
ADD DATE TO COMMENT81
ADD_TEXT_TO_COMMENT82
ADD_TIME_TO_COMMENT83
<u>ALIASBODY</u>
ALLOW_4WAY_JUNCTION85
ALLOW_COMP_OVERLAP86
ALLOW EMPTY LOCK FILE
ALLOW_FOOTPRINT_COMPATIBILITY_CHECK
ALLOW_HFS_SWAPS89
ALLOW IMPORT DESIGN AT SITE UNIT90
ALLOW_IMPORT_DESIGN_NUDGE_OFFGRID_OBJECTS
ALLOW_IMPORT_LIBCELL_MISMATCH
ALLOW INCOMPATIBLE JEDEC TYPE
ALLOW PAGE LOCKING94
ALLOW PINTEXT SWAP95
ALLOW POWER PINS
ALLOW PROP ILLEGAL OBJECT
ALLOW PROP ON PROP
ALLOW PROPERTY LOCKING
ALLOW_PTFVALUE_INITIAL_BLANKS
ALLOW SINGLE NAVLINK PER PAGE
ALLOWED ALTERNATE PART PROP
ALTERNATE_FILL_COLOR
<u>ANNOTATE</u>
ANNOTATE ALL PROPS
ANNOTATE_GLOBAL_PTF_PROPS
ANNOTATE PART NAME
APPLY <object> STYLE</object>
APPLY NAVLINKS STYLE
APPLY NETGROUP STYLE

APPLY TABLE STYLE
APPLY_VARIANT_INST_STYLE113
APPLY_VARIANT_PROPERTY_STYLE114
ARC COLOR
ASK RENAME_SIGNAME_OPTION116
ASSOC_PARENT_PIN_SPACING117
ATTRIBUTEDATATOOLFORM118
ATTRIBUTEFILTER
ATTRIBUTEJAVAFORM
ATTRIBUTES DIR121
AUDIT_DISALLOW_WAIVE122
AUDIT_DISALLOW_WAIVE_RULES123
<u>AUDIT ERROR</u>
<u>AUDIT_FATAL</u>
<u>AUDIT_INFO</u>
AUDIT WARNING
AUTO_CONNECT_DPLEG
auto_fix_ptf
auto load schematic instances
AUTO_NAMEONBUS_BITS131
AUTO_NETNAMEON_POWERNET
AUTO SIGNAME LOC
AUTO_UPDATE_DEFAULT_MODELS134
auto_update_minor_cell
auto update minor ptf
AUTO_UPDATE_PARTS_ON_START
auto_update_schematic
AUTO XNETS USING GATES140
<u>AUTODOT</u>
<u>AUTOHEAVY</u>
<u>AUTOPAN</u>
AUTOPATH
AUTOROUTE
AUTOSIZE MARGIN

<u>4</u>
B Directives
B2F_OVERWRITE_CONSTRAINTS
BACKANNOTATE_FEEDBACK
BACKANNOTATE FORWARD 5
BACKGROUND_COLOR6
BASE_NET_OVERLAY8
BASENET OMIT SYNONYM9
BBOX_COLOR10
BBOX_SHOWN_ON_FONT_MOVE11
BLACKANDWHITEPDF
BLOCK_DIAGRAM_CELL
BLOCK_DIAGRAM_LIB
BLOCK PIN SHAPE MINIMUMPINSPACING
BLOCK_REF_DES_PATTERN
BLOCK TITLE TOP
BOM FOLDER
BUS_TAP_SYMBOL_ROT <angle></angle>
<u>5</u>
C Directives
<u>CAPSLOCK</u>
CAPTURE CACHE LIBRARY PATH
CAPTURE_STANDARD_LIB24
CAS_PIN_PATTERN
<u>CATPATH</u>
CDS_ <category_name>_FONT</category_name>
CDS_ <category_name>_FONTCOLOR</category_name>
CDS <category name=""> FONTEFFECTS</category>
CDS < CATEGORY NAME > FONTSIZE
CDS_ <category_name>_FONTSTYLE</category_name>
CDS ENABLE FONTS
CENTRAL_INDEX_PATH
CHECK ARCS AT SAME LOCATION 40

CHECK GLOBAL LOCAL SHORT 41
CHECK GRID ON TAP 42
CHECK_HIDDEN_WIRES43
CHECK IMAGE OVERLAP OBJECT44
check_injected_order
check_local_modified
CHECK MISSING PINS
CHECK MOVE SHORT
CHECK_MULTIPLE_IBD_PROPS49
CHECK NONSYNCPROPS50
<u>CHECK_ON_WRITE</u>
CHECK_PACK_SEC_TYPE_PROPS
CHECK PACK SYNC ON IMPORT53
CHECK_PAGE_NUMBER_SYNCH54
CHECK PIN WIRE DIST THRESH55
CHECK PINS AT ORIGIN56
CHECK PINS_NEAR_WIRE_ENDPT57
CHECK_PROP_PLACE_HOLDERS
CHECK SHORTED PINS59
CHECK_SIGNAL_NAMES
CHECK_SYMBOL_PLACE_HOLDERS
CHECK SYMBOL SIGNAL NAMES
CHECK SYMBOLS AT SAME LOCATION
CHECK TWO WIRES AT PINS
CHECK UNCONNECTED WIRES
CHECK_VOLTAGE_ON_HDL
CLOCK_PIN_PATTERN
<u>CLICK TO TYPE</u>
<u>CNAME CELL</u>
CNAME DEPTH
CNAME LIB
 CNAME VIEW
COMBINED MARKERS ON HIERWRITE
COMMENT COLOR
<u>COMP COLOR</u>
COMP DEF PROP

<u>COMP INST PROP</u>
COMPONENT_BROWSER
ConceptSetup_Assertion_Read80
ConceptSetup Assertion UseMinusInChips
ConceptSetup Assertion Write 82
ConceptSetup_SplitPart_AddSwapInfo
ConceptSetup SplitPart SymbolProp84
<u>CONFIRM_WRITE</u>
CONNECTION_SWAP_PINS86
CP NO OF COL TOC 87
CP_NO_OF_ROW_TOC
<u>CP_TOC_COL_<column_number></column_number></u>
<u>CP TOC COL <column number=""> LABEL</column></u>
CREATE_CACHE_PROJECT91
CREATE_USER_PROP
<u>CREF DATA FILE</u>
CS PIN PATTERN94
<u>CTAP</u>
CTRLLMB DRAGSELECT
CTRLRMB CONTEXTMENU
CURRENTPDFVIEWER
CURRENTPDFVIEWERPATH99
<u>CURSOR_SHAPES</u>
CUSTOM CDSLIB SEARCH 101
<u>6</u>
<u>D Directives</u>
<u>DAO Timeout</u>
DASHBOARD_SHOW_LOGICAL_HIERARCHY
DASHBOARD_SHOW_PHYSICAL_HIERARCHY
DASHBOARD SHOW WORKING DESIGN
<u>DataCompress</u>
Datasheet URL
DATATIPS PROP NAME
Default Diffpair Value

Product Version 23.1

All Rights Reserved.

DEFAULT PAGE BORDER NAME
DEFAULT_PAGE_BORDER_VERSION121
DEFAULT_PHYS_DES_PREFIX
Default Search Tab
Default_ShoppingCart_Quantity
Default Zoom_Factor
<u>DELETE ASCII</u>
<u>DELETE_BINARY</u>
delete folders on copyproj
DELETE UNATTACHED INVISIBLE PROPS
Detail Tab Order
DIFFPAIR PIN SUFFIX N
DIFFPAIR_PIN_SUFFIX_P
DiffPair_Recognition_Rules
DISABLE SMARTPDF SMART FEATURES
DISALLOW_MULTIUSER_PAGE_OVERWRITE
DISCONNECT PIN TEXT NAME
DISPLAY UNCONNECTED PINS
DO_NOT_HONOR_ANNOTATIONS
DOC GRID MULTIPLE
<u>DOC GRID SIZE</u>
DOC GRID TOGGLE
DOC GRID TYPE
DONT ALLOW UPREV
DONT FORCE ORIGIN ONGRID
DONT SET OFFSET PINNUMBER
DONT_SHOW_CM_DLG 148
DOT COLOR
DOTS
DPPIN PREFIX
DPPIN RULES
<u>DPSIG PREFIX</u>
<u>DPSIG_RULES</u>
DRAWING BROWSER

<u>DRC_ERROR</u>	
<u>DRC_INFO</u>	
<u>dump FileName</u>	
dump FlieName	100
<u>7</u>	
<u>E Directives</u>	161
EDIT PHYSICAL NET NAME	162
EDIT_PHYSICAL_SPACING_CONSTRAINTS	
EDITABLE IMPORT TABLE	
ELECTRICAL_CONSTRAINTS	
ELECTRICAL_LOW_STRESS_LEVEL	166
ELECTRICAL OVER STRESS LEVEL	167
ENABLE_ALPHANUMERIC_CUSTOMKEYS	168
ENABLE_FONT_BASED_BBOX_COMPUTATION	169
ENABLE SEL LOGICAL UPDATE VDD	170
ERR_OK_NET_ONE_PIN_MULTI_NODES	171
ERROR_MESSAGES	172
ERROR NO CSB FILES	173
ERROR_ON_PARTIAL_INSTANTIATION_OF_HSS	174
ETCH_REMOVAL	
exclude autoupdate props	
EXCLUDE_FILE_PATH	
EXCLUDE_PPT	178
EXCLUDE VIEW	
EXPLICIT_BASE_NET_IDENTIFIER	
<u>EXPORT</u>	
Export Csv Delimeter	
Export Csv_Replace_ <property></property>	
Export ViewLogic Visibility <pre><pre><pre><pre></pre></pre></pre></pre>	
EXTERNAL ALLEGRO BOARD FOLDER	187
8	
_	
F Directives	189
F2B_OVERWRITE_CONSTRAINTS	190

FATAL MESSAGES	
FEEDBACK	
FIDUCIAL FOOTPRINT NAME PATTERN	
FILTER_CONFLICTING_PROP	
FILTER_PROPERTY	
<u>FilterZeroNet</u>	
FLATTEN BLOCK ON ADD	
FORCE PTF ENTRY	
FORCE SUBDESIGN	
FORMAT CREF REPORTS	
<u>9</u>	
<u>G Directives</u>	205
GEN_PSTFILES	206
GEN SUBDESIGN	207
GENERATE_FLATTENED_SCHEMATIC	208
GENERATE_SCH_METADATA	
GENERATE SEPARATE CELL	
GENERATE_TDD_NETLIST	
GENERATE_XR_FOR_ALL_NETS	
Global Modify Pin Graphics	
GLOBAL_NETS	
GRAPHIC BLOCK FILL COLOR	
GRAPHIC BLOCK LINE COLOR	
GRAPHIC CONNECTOR FILL COLOR	
GRAPHIC CONNECTOR LINE COLOR	
GRID DISPLAY ENABLED	
GRID_DISPLAY_MULTIPLE	
GRID_DOC_SNAP_FRACTION	
GRID PIN PITCH	
GRID_SNAP_FRACTION	
GRID_STYLE	
GRID UNIT MEASURE	
<u>GND_PIN_NAME</u>	227

GUIDE LINES COLOR DARK GUIDE LINES COLOR LIGHT	
<u>10</u>	
H Directives	. 231
HARD LOC SEC	
HARD REFDES CONFLICT RESOLVE	
HIDE HIERARCHY PAGES	
HIDE_INSTANCE_NAME	
HIDE SHEET NUMBER	
HIGHLIGHT_COLOR	
HOLE_FOOTPRINT_NAME_PATTERN	
HONOR PPTOPTION ON ADD OR REPLACE	. 239
HPF_BATCH	. 240
HPF_BUS_SCALEFACTOR	
<u>HPF FONT</u>	
<u>HPF_PAGESIZE</u>	
HPF_PLOT_PAGESIZE	
<u>HPF PLOTTER</u>	
HPF SCALEFACTOR	
HPF_SCALETYPE	
HPF SPEC PLOT PAGESIZE	
HPF_WIRE_SCALEFACTOR	
HYPERLINK_HIGHLIGHTED_DARK_THEME_COLOR	
HYPERLINK HIGHLIGHTED LIGHT THEME COLOR	
HYPERLINK VISTED COLOR	
<u> </u>	. 253
11	
<u>I Directives</u>	
IGNORE BLOCK WITHOUT SCHEMATIC	
IGNORE BUNDLED CONSTRAINTS ERROR ON ZERO NODE NETS	
IGNORE_FIXED	
IGNORE INSTANCE WITH ERRORS	
IGNORE_VAR_STATUS_COL	6

<u>12</u>
<u>L Directives</u> 79
LAST BOARD FILE
LAST OUTPUT FILE
LAST TEMPLATE FILE
LAST_VARIANT_FILE
When Operated Under Variant BOM Report83
When Operated Under Variant Editor
<u>LastFlow</u>
LAUNCH OPTION
<u>LEFT IN OFFPAGE</u> 87
<u>LEFT_IN_ROT</u>
LEFT IO OFFPAGE
<u>LEFT IO ROT</u>
<u>LEFT_OUT_OFFPAGE</u> 91
<u>LEFT_OUT_ROT</u> 92
<u>LIBRARY BROWSER</u> 93
<u>LINE_CAP_STYLE</u> 94
<u>LINE_COLOR</u>
LINE JOIN STYLE
<u>LINE_STYLE</u>
<u>LINE_WIDTH</u>
LIST VALID VERSIONS METADATA
LOCK_FILE_PERM
LOGIC_DOT_RADIUS101
LOGIC GRID MULTIPLE
LOGIC GRID SIZE
LOGIC_GRID_TOGGLE
LOGIC GRID TYPE
<u>Irm_logfile</u>
LOWVOLTAGE_CLASS_PATTERN
LOWVOLTAGE THRESHOLD 108

<u>13</u>	
M Directives 1	09
MAKE_PAGE_TITLE_INVISIBLE1	10
MAX COL IMPORT TABLE1	
<u>MAX_DRAWINGS</u> 1	12
<u>MAX_ERRORS</u> 1	13
<u>MAX_PINS_IN_NET</u> 1	
MAX_ROW_IMPORT_TABLE1	
Max_Search_Rows1	
<u>Minimize_On_Add</u> 1	
MISO NET PATTERN1	
MISO PIN PATTERN	
MONOCHROME_PRINTING_THRESHOLD	
MOSI NET PATTERN	
MOSI_PIN_PATTERN	
<u>MOVE</u>	
MULTI FORMAT	
MULTIPAGEBODERCREF1	29
14	
N Directives1	
NAVIGATION_OPTION1	
NAVLINKS TEXT FONT BOLD1	
NAVLINKS TEXT FONT COLOR	
NAVLINKS_TEXT_FONT_ITALIC	
NAVLINKS TEXT FONT NAME	
NAVLINKS_TEXT_FONT_SIZE	
NAVLINKS_TEXT_FONT_UNDERLINE	
NAVLINKS TEXT MARGIN	
NET_NAME_CHARS	
NET_NAME_LENGTH	
NETGROUP FILL COLOR	
NETGROUP_FILL_STYLE	
NEIGHOUP LINE CAP SITLE	44

NETGROUP LINE COLOR
NETGROUP_LINE_JOIN_STYLE146
NETGROUP_LINE_STYLE147
NETGROUP LINE WIDTH
NETGROUP_TEXT_FONT_BOLD149
NETGROUP_TEXT_FONT_COLOR
NETGROUP TEXT FONT ITALIC
NETGROUP_TEXT_FONT_NAME
NETGROUP_TEXT_FONT_SIZE153
NETGROUP TEXT FONT UNDERLINE
NETGROUP_TEXT_MARGIN155
NETSPLIT_SUFFIX
NEW PROPERTY VISIBILITY157
<u>NO_CONNECT</u>
NO_FEEDBACK
NON GRAPHIC MODE FOR CM160
NOTE_COLOR
<u>NUM_OLD_VERSIONS</u>
<u>15</u>
O Directives
<u>Text Object Types</u>
<u><object> FILL STYLE</object></u>
<u><object>_LINE_CAP_STYLE</object></u>
<u><object> LINE COLOR</object></u>
<object> LINE JOIN STYLE</object>
<pre><object> LINE WIDTH</object></pre>
<object> TEXT FONT BOLD</object>
<a href="#"> <object> TEXT FONT COLOR</object></a> 173
<a href="#">OBJECT&gt; TEXT FONT ITALIC</a> 174
<pre><object> TEXT FONT NAME</object></pre> 175
<u><object> TEXT FONT SIZE</object></u>
<pre><object> TEXT FONT UNDERLINE</object></pre>
OCCPROP COLOR

<u>OFFPAGE</u>
<u>OFFPAGE_INPUT</u>
<u>OFFPAGE_IO</u>
<u>OFFPAGE OUTPUT</u>
old versions count
OMIT_CELL_FROM_CREF_PARTS
OMIT CREFPARTS HIERARCHY 185
OMIT_DOWN_HIERARCHY
<u>OMIT_ZONE_INFO</u>
<u>Online Mode</u>
OPEN_ONLY_ACTIVE_TAB
<u>OPTIMIZE</u>
ORIENT NET NAME DISPLAY191
<u>OUT_PORT_PIN_SIDE</u>
<u>OUTPORT</u>
<u>OUTPUT</u> 194
<u>OUTPUT_ASCII</u>
<u>OUTPUT_BINARY</u>
OUTPUT DEPENDENCY
<u>OUTPUT_VERILOG</u>
<u>OUTPUT_VHDL</u>
OVERWRITE CONSTRAINTS
<u>16</u>
P Directives 201
<u>Package_Class</u>
Package JedecType
Package PinDelayUnit
PACKAGE PROP
Package_RefDesPrefix 207
PACKAGED FOLDER
PackagePin_AbsentChar
PackagePin Property ANALOG Assert
PackagePin Property ANALOG Connect
PackagePin Property ANALOG Dir

PackagePin Property ANALOG IO	213
PackagePin_Property_ANALOG_Load	214
PackagePin_Property_ANALOG_UnknownLoading	215
PackagePin Property BIDIR Assert	216
PackagePin_Property_BIDIR_Connect	217
PackagePin_Property_BIDIR_Dir	218
PackagePin Property BIDIR IO	219
PackagePin_Property_BIDIR_Load	220
PackagePin_Property_BIDIR_UnknownLoading	221
PackagePin Property GROUND Assert	222
PackagePin Property GROUND Connect	223
PackagePin_Property_GROUND_Dir	224
PackagePin Property GROUND IO	225
PackagePin_Property_GROUND_Load	226
PackagePin_Property_GROUND_UnknownLoading	227
PackagePin Property INPUT Assert	228
PackagePin_Property_INPUT_Connect	
PackagePin_Property_INPUT_Dir	
PackagePin Property INPUT IO	
PackagePin_Property_INPUT_Load	
PackagePin_Property_INPUT_UnknownLoading	
PackagePin Property NC Assert	
PackagePin_Property_NC_Connect	
PackagePin_Property_NC_Dir	
PackagePin Property NC IO	
PackagePin_Property_NC_Load	
PackagePin_Property_NC_UnknownLoading	239
PackagePin Property OC Assert	
PackagePin Property OC Connect	
PackagePin Property OC Dir	
PackagePin Property OC IO	
PackagePin Property OC Load	
PackagePin Property OC UnknownLoading	
PackagePin Property OCBIDIR Assert	
PackagePin_Property_OCBIDIR_Connect	
PackagePin Property OCBIDIR Dir	

PackagePin Property OCBIDIR IO	249
PackagePin_Property_OCBIDIR_Load	250
PackagePin_Property_OCBIDIR_UnknownLoading	251
PackagePin Property OE Assert	252
PackagePin_Property_OE_Connect	
PackagePin_Property_OE_Dir	254
PackagePin Property OE IO	255
PackagePin_Property_OE_Load	256
PackagePin_Property_OE_UnknownLoading	257
PackagePin Property OEBIDIR Assert	258
PackagePin_Property_OEBIDIR_Connect	259
PackagePin_Property_OEBIDIR_Dir	
PackagePin Property OEBIDIR IO	261
PackagePin_Property_OEBIDIR_Load	262
PackagePin_Property_OEBIDIR_UnknownLoading	
PackagePin Property OUTPUT Assert	264
PackagePin_Property_OUTPUT_Connect	
PackagePin_Property_OUTPUT_Dir	
PackagePin Property OUTPUT IO	
PackagePin_Property_OUTPUT_Load	
PackagePin_Property_OUTPUT_UnknownLoading	
PackagePin Property POWER Assert	
PackagePin_Property_POWER_Connect	
PackagePin_Property_POWER_Dir	
PackagePin Property POWER IO	
PackagePin_Property_POWER_Load	
PackagePin_Property_POWER_UnknownLoading	
PackagePin Property UNSPEC Assert	
PackagePin_Property_UNSPEC_Connect	
PackagePin_Property_UNSPEC_Dir	
PackagePin Property UNSPEC IO	
PackagePin_Property_UNSPEC_Load	
PackagePin_Property_UNSPEC_UnknownLoading	
PAGE BORDER	
PAGE_DEFAULT_SIZE	
PAGE DOUBLE WIDTH	

PAGE HEIGHT	285
PAGE MARGIN BOTTOM	286
PAGE_MARGIN_LEFT	287
PAGE MARGIN RIGHT	288
PAGE_MARGIN_TOP	289
PAGE_NAME_CASE	290
PAGE NAME PROP	291
PAGE_ORIENTATION	292
PAGE_SCALE	293
PAGE SINGLE WIDTH	294
PAGE_UNIT	295
PAGE_WIDTH	296
PAPER ORIENTATION	297
PAPER_SIZE	298
PAPER_SOURCE	299
PART TYPE LENGTH	300
PASS_PROPERTY	302
PASTE_REPEATEDLY	303
PATHPROP INVISIBLE	304
<u>PDFA</u>	305
<u>PDFFont</u>	306
PHYSICAL FOLDER	307
PHYSICAL_PATH	308
PINALIAS_ <pin_type></pin_type>	309
PIN ASSIGNMENT DIALOG SHOW COLORED NET MISMATCH	311
PIN_ASSIGNMENT_DIALOG_SHOW_BLOCK_NET_NAME	312
PIN_ASSIGNMENT_DIALOG_SHOW_PIN_NUMBER	313
PIN ASSIGNMENT DIALOG SHOW PIN NUMBER	314
PIN ASSIGNMENT DIALOG MINIMUM CHARACTER MATCH COUNT	315
PINNUMBER_ROTATION	316
PINNUMBER SIZE	317
PINPROP_VISIBILITY	318
PinType	319
PLACEMENT WITHIN GROUP USING ORDER IN DESIGN	320
PLOT_COLOR	321
PLOT DOUBLE WIDTH	322

<u>PLOT FILE NAME</u>
<u>PLOT_FIT_TO_PAGE</u>
<u>PLOT_FONT</u> 325
<u>PLOT SCALE</u>
<u>PLOT_SCREEN</u> 327
PLOT_SINGLE_WIDTH
PLOT THICK WIDTH 329
<u>PLOT_THIN_WIDTH</u>
<u>PLOT_TO_FILE</u>
<u>POWER SYMBOLS</u>
<u>POWERPROP_VIS</u>
<u>Ppl_Only</u>
<u>PPT</u>
<u>PPT_BROWSER</u>
<u>PPT_OPTIONSET_PATH</u>
PRESELECT FLAG
PRESELECT_FLAG ALLOW_USER_CPM
<u>PRESERVE_BYPASS</u>
<u>PRESERVE CONN</u>
<u>PRESERVE_DAT</u>
PRESERVE_DAT 'ON'PRESERVE_PIN_TEXT_ROTATION
PRESERVE PINPAIR
PRESERVE_PWRGRP
<u>PRESERVE_REFDES</u>
PRESERVE TERMINATION
PRESERVE_USERPROP
PRESERVE_ZOOM_INFO
PRINT EXCLUSION
<u>PRINTLAYER</u>
PRINTLAYERENABLE
PROCESS PIN SHORT PROP
<u>Project_Ppl</u>
<u>PROP_COLOR</u>
PROP JUSTIFICATION
<u>PROP_OFFSET</u>
PROP PLACEMENT DEFAULT

PROP STACKING 363
PROP_VISIBILITY
PTF_MISMATCH_EXCLUDE_INJ_PROP
<u>PTF VIEW</u>
<u>PULLDOWN_MAX</u>
<u>PULLDOWN_MIN</u>
<u>PULLUP MAX</u>
<u>PULLUP_MIN</u>
<u>PWR PIN NAME</u>
17
<u>17</u>
R Directives375
RAS PIN PATTERN
<u>RAT_ON_REPLACE</u>
REF_DES_LENGTH
REF DES PATTERN
REF_DES_PATTERN_FIX
REFDES_ALPHA_NUM
REFDES PAGE PADDING
REFDES_PREFIX_VISIBILITY_CHECK
REGENERATE_PHYSICAL_NET_NAME
REMOVE FROM STATE
rename_folders_on_copyproj
REPACKAGE
REPLACE ACT AS MODIFY
REPLACE_PTF_PROPS
REPORT_COL_PAD
REPORT COL SEP
REPORT_CURRENCY_CHAR
REPORT_DIR
REPORT FILES
REPORT_FONT_FACE
REPORT_FONT_SIZE
REPORT FONT STYLE 402
<u>REPORT_FORMAT</u> 403

REPORT HEADER SEP	404
REPORT_HIDE_LINENO	405
REPORT_ROW_SEP	406
REPORT SORT ORDER	407
REPORT_STRING_SEP	408
RESTRICTIVE_WIRE_MOVE	409
RETAIN EXISTING XNETS AND DIFFPAIRS	410
RETAIN_FONT_SETTINGS_ON_SYMBOL_ADD	411
RETAIN_HARD_LOCATION_ON_REPLACE	412
RETAIN HARDLOCATION ON COPY	413
RETAIN_INSTANCE_PROP_ON_VERSION	414
RETAIN_LOCATION_ON_COPYALL	415
RETAIN PATH ON REPLACE	416
RETAIN_PREVIOUS_HILITE	417
RETAIN_VERSION_ON_REPLACE	418
RETAIN ZERONODE NET	419
REUSE_REFDES	420
RIGHT_IN_OFFPAGE	422
RIGHT IN ROT	423
RIGHT_IO_OFFPAGE	. 424
RIGHT_IO_ROT	425
RIGHT OUT OFFPAGE	426
RIGHT_OUT_ROT	. 427
RUN_FEEDBACK	428
RUN GENFEEDFORMAT	429
RUN_HIERWR_BEFORE_PXL	430
RUN_NETREV	431
RUN PACKAGER	432
<u>18</u>	
S Directives	. 433
SCALAR_PARENTHESIS	
SAVEHIER_READONLY_MSG_AS_INFO	
SAVE WORKSPACE	
SHOW ALL BLOCKS FOR IMPORT	

SCH POWER GROUP WINS OVER PPT
SCL_PIN_PATTERN
SDA_PIN_PATTERN
SHOW PNN SIGNAME
SHOW_POWER_SIGNAL_NAMES_FOR_NEW_CONNECTIONS 442
SHOW_PROPERTIES
SHOW VARIANT COLORS
SHOW_XNET_STATUS445
SMART_PDF_LINE_WIDTH_FACTOR
SORT ROWS ON ATTRFORM LAUNCH
<u>STICKY</u>
<u>SYMBOL_COLOR</u>
SYMBOL DOT RADIUS
SYMBOL_GRID_MULTIPLE
<u>SYMBOL_GRID_SIZE</u>
SYMBOL GRID TOGGLE
SYMBOL GRID TYPE
SYNC_ON_PAGE_EDIT
SYNC ON STARTUP
SETCONCEPTFONT
SCH_XR_FORMAT_IN_REPORTS
<u>SPREADSHEET</u>
SD_SUFFIX_SEPARATOR
STATE WINS OVER DESIGN
STATE WINS OVER LAYOUT
STOP_PACKAGE_ON_SCHEMATIC_ERROR
STOP_PST_GEN_ON_PTF_MISMATCH
STRICT PACKAGE PROP
<u>SUPPRESS</u>
SD_PREFIX_SEPARATOR
SHOW ANALYZE DIALOG
SUPPORTLIBRARYDEFINEDDIFFPAIR
<u>Symbol_Length</u>
<u>Symbol OutLine</u>
Symbol_PinShape_Dot_Size
Symbol Pintext LeftRight XOffset

	-
Symbol Pintext LeftRight YOffset	477
Symbol Pintext_TopBottom_XOffset	478
Symbol_Pintext_TopBottom_YOffset	479
Symbol PN LeftRight XOffset	480
Symbol_PN_LeftRight_YOffset	481
Symbol_PN_TopBottom_XOffset	482
Symbol PN TopBottom YOffset	483
Symbol_SymSheetSize	484
Symbol_Units	485
Symbol Width	486
Search_Attr_Name	487
Search_Attr_Type	488
Search Result Type	489
Search_Tab_Order	
Search_Tolerance	
Search Tree Order	
Show Cell	
Show Library	
Single Click Details	
sync_properties	
SAVE_TCL_IN_PROJECT	
SDA CAPTURE SPECIAL LIB	
STUB_LENGTH	
SHOW_UNCONNECTED_PINS	
SHOW NET HOTSPOTS	
<del> </del>	502
SHOW_PART_MANAGER_ON_START	503
<u>19</u>	
<u>T Directives</u>	505
TAP SYMBOL	506
TESTPAD_FOOTPRINT_NAME_PATTERN	
TEXT_EDITOR	
TEXT JUSTIFICATION	
	511

<u>TOC AUTO SAVE</u>
TOC_DISPLAY_SHEET_RANGE
TOC_ROW_SPACING_MULTIPLIER
TOC PAGE DEFAULT SIZE
TABLE ALTERNATE FILL COLOR
<u>TABLE_FILL_COLOR</u>
<u>TABLE FILL STYLE</u>
TABLE HEADER FILL COLOR
TABLE_LINE_CAP_STYLE
TABLE LINE COLOR
TABLE LINE JOIN STYLE
<u>TABLE_LINE_STYLE</u>
TABLE LINE WIDTH
TABLE_TEXT_FONT_BOLD
TABLE_TEXT_FONT_COLOR
TABLE TEXT FONT ITALIC
TABLE_TEXT_FONT_NAME
TABLE_TEXT_FONT_SIZE
TABLE TEXT FONT UNDERLINE
TABLE_TEXT_MARGIN
TEXT_FONT_NAME
TEXT FONT SIZE
TEXT_FONT_ITALIC
TEXT_FONT_BOLD
TEXT FONT UNDERLINE
TEXT_FONT_COLOR
<u>TEXT_MARGIN</u>
TEXT WORD WRAP
<u>20</u>
<u>U Directives</u> 541
<u>UNNAMED_NET_GEN</u>
UNNAMED_NET_USING_FULL_PINNAME
UNIQUE FEATURE
USE VECTOR NOT ATION 545

USE LIBRARY PPT  USE_SUBDESIGN  USE_OFFPAGE  USE_POWER_SYMBOLS  UPPERCASE_SIGNAL_NAMES	547 548 549
<u>21</u>	
V Directives	551
VAR_OVERLAY_PROPS_VISIBLE	552
VAR COMP BOM PROPS	
VAR REPLACE BY PROP	
VAR_REPLACE_PROP	
 <u>VIEW_PCB</u>	559
<u> </u>	
VARIANT DNI CROSS	
VARIANT_DNI_CROSS_COLOR	562
VARIANT_DNI_CROSS_LINE_WIDTH	563
VARIANT EDITOR DISPLAY PROP NAME	564
VARIANT_INST_FILL_COLOR	565
VARIANT_INST_FILL_STYLE	566
VARIANT INST LINE CAP STYLE	567
VARIANT_INST_LINE_COLOR	568
VARIANT_INST_LINE_JOIN_STYLE	569
VARIANT INST LINE STYLE	570
VARIANT_INST_LINE_WIDTH	571
VARIANT_INST_ITEM_OPACITY	572
VARIANT PROPERTY ITEM OPACITY	573
VARIANT_PROPERTY_TEXT_FONT_BOLD	574
VARIANT_PROPERTY_TEXT_FONT_COLOR	575
VARIANT PROPERTY TEXT FONT ITALIC	576
VARIANT_PROPERTY_TEXT_FONT_NAME	
VARIANT_PROPERTY_TEXT_FONT_SIZE	
VARIANT PROPERTY TEXT FONT UNDERLINE	

<u>22</u>
W Directives 581
WARNING_MESSAGES582
<u> WINDOWSMODE_FLAG</u> 583
WINDOWSMODE FLAG ALLOW USER CPM584
<u> WIRE</u> 585
<u> WIRE_COLOR</u> 586
<u>WM_COLOR</u> 587
<u>WM_FONT</u> 588
<u>WM_FONTSIZE</u> 589
WM HORIZONTAL ALIGNMENT590
<u>WM_OPACITY</u> 591
<u>WM_ROTATION</u> 592
<u>WM_SCALE</u>
<u>WM_SHOW_ONPRINT</u> 595
<u>WM_SHOW_ONSCREEN</u> 596
<u>WM_TEXT</u>
<u>WM_TYPE</u> 598
<u>WM_VERTICAL_ALIGNMENT</u> 599
<u> WARNINGS</u> 600
<u>23</u>
X Directives 601
XNET ABSENT COLOR
XNET EXISTS COLOR

1

# Introduction to CPM Files

The SPB design capture and library creation and maintenance tools— Allegro Design Entry HDL, System Connectivity Manager, PCB Librarian, and Allegro Design Workbench—manage all the information about a project through project files (.cpm). This information includes default values for tools, libraries, physical part table files, log files, and property files.

There are four types of project (cpm) files:

- Local Project Files
- User-Specific Project Settings File
- Site Project File
- Installation Project File

#### **Local Project Files**

When you create a new project, the Project Manager creates a project file called <projectname>.cpm in the project directory. Each project has one project file. The <projectname>.cpm file contains all the setup information that you specified for your project. It has the following:

- The name of the top-level design and the library in which it is located
- The list of project libraries
- The physical part tables selection
- Changes to the default view names
- The name and location of the text editor for editing text files from Cadence tools
- The name and location of the property file
- The name and location of the log file

Introduction to CPM Files

- The name and location of the application temp directory, which is the directory in which applications such as Design Entry HDL store temporary files.
- Setup directives for individual tools such as Design Entry HDL, Packager-XL, and the Project Manager.
- Directives for customizing the Project Manager (a customized Tools menu or customized flows).

The default setup information is maintained in an installation project file (cds.cpm) shipped by Cadence. The defaults in the cds.cpm file apply to all your projects. If you want to change these defaults, create a site project file (site.cpm) for your site.

When you open a project, the Project Manager gets the setup directives you specified for that project from the cpm file and the defaults for the others from the site.cpm and cds.cpm files. Your setup directives always have precedence over the site.cpm directives, which in turn have precedence over the cds.cpm directives.

You can view the project settings for a project with the *View – Project Settings* command.

#### Project File (.cpm) example

```
( Machine generated file created by SPI )
( Last modified was 11:38:31 Thursday, October 09, 1997 )
( NOTE: Do not modify the contents of this file. If this is regenerated by )
( SPI, your modifications will be overwritten. )
START GLOBAL
use library_ppt 'ON'
design_name 'poa'
design_library 'poa'
library 'poa' 'standard' 'pic' 'poa_lib' 'element'
temp_dir 'temp'
cpm version '@'
session name 'ProjectMgr12919'
cdsprop_file ''
ppt './ptf/poa.ppt'
EXCLUDE_PPT
INCLUDE_PPT
END GLOBAL
START PKGRXL
state wins over design 'ALL'
END PKGRXL
```

# **User-Specific Project Settings File**

You define user-specific project settings in the user.cpm file. The project settings in this file apply to all the projects that a user opens. The user.cpm file is located at \$HOME/cdssetup/projmgr/, provided the environment variable \$HOME is set.

# Site Project File

You can create a site project file, called site.cpm, in the <your\_inst\_dir>/share/
local/cdssetup/projmgr directory if you want to specify default setup options for all the
projects at your site. The directives in this file have precedence over the installation project
file (cds.cpm) and the local project file (cpm) has precedence over the
site.cpm file.

You can customize the default settings for all your projects by creating the site.cpm file. To create a site.cpm file, either use a copy of an existing project file, or create a dummy project and use its project file to define your site settings.

#### **Creating Site Project File for All Projects**

To create a site project file for all the projects at your site,

- **1.** Choose *Tools Setup*.
- 2. In each tab of the *Project Setup* dialog box, specify the default setup information you want for all projects. For information about the setup options, click the *Help* button in the dialog box.
- **3.** Click *Apply* to save your changes.
- **4.** Close *Project Setup* by clicking *OK*.
- **5.** Choose *File Export*.
- **6.** In the *Export Project* dialog box,
  - ☐ Type site.cpm in the *File Name* box.
  - In the Folders list, select <your\_inst\_dir>/share/local/cdssetup/ projmgr, where <your\_inst\_dir> is the directory in which you have installed Cadence tools.
  - ☐ Ensure that the Save File as Type box displays Project Files (\*.cpm).
  - □ Ensure that the *Full Settings* option is not selected.

Introduction to CPM Files

7. Click OK in the Export Project Setup dialog box.


#### **Custom Site Environment**

#### The site.cpm File

If you do not place the site.cpm file in the  $<your\_inst\_dir>/share/local/cdssetup/projmgr$  directory, you must set a CDS\_SITE = location environment variable that specifies the location of the site project file. The site location must have the following directory structure:

```
cdssetup/projmgr/site.cpm
```

For example, if you want to set your CDS\_SITE = C:\Designs, you must create the following directory structure and place the site.cpm file in the projmgr directory:



#### The concepthdl.scr File

If you have set the CDS\_SITE environment variable to another location, such as /hm/common/, you need to ensure that the concepthdl.scr file is at /hm/common/cdssetup/concept/. Otherwise, backannotation from Variant Editor will not work.

#### **Flows**

If you have any custom Project Manager flows, maintain them at \$CDS\_SITE/cdssetup/projmgr/flows using the same directory structure as at <your\_inst\_dir>/share/cdssetup/projmgr/flows/.

#### Other Customized Files

If you have customized any of the following files and want the changed version to be available for all projects at your site, copy them into the location mentioned in the table below. This will ensure that the customized information is available even when you install a newer version of Cadence SPB software.

Introduction to CPM Files

**Table 1-1 Customizations for Project Manager and Point Tools** 

Files and Descriptions	Location
cds.lib	Place at \$CDS_SITE/cdssetup.
(lists libraries used in the project)	
bom.callouts	Copy from <your_inst_dir>/</your_inst_dir>
(mechanical parts to be added in the BOM reports)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
cdsinfo.tag	Copy from <your_inst_dir>/</your_inst_dir>
(project-specific information, including the name of the data management system, if any, used in the project)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
cdsprop.paf	Copy from <your_inst_dir>/</your_inst_dir>
(information about properties)	share/cdssetup/ <b>to</b> \$CDS_SITE/ cdssetup/.
cdsprop.tmf	Copy from <your_inst_dir>/</your_inst_dir>
(information about text macros)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
cjedectype.txt	Copy from <your_inst_dir>/</your_inst_dir>
(compatible JEDEC types in the Variant Editor tool)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
propflow.txt	Copy from <your_inst_dir>/</your_inst_dir>
(the default property flow setup in Packager Setup)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
template.bom	Copy from <your_inst_dir>/</your_inst_dir>
(the default template for BOM reports)	share/cdssetup/ <b>to</b> \$CDS_SITE/cdssetup/.
xilfam.dat	Copy from <your_inst_dir>/</your_inst_dir>
(mapping information between a Xilinx family and a specific library and architecture)	share/cdssetup/ <b>to</b> \$CDS_SITE/ cdssetup/.

Introduction to CPM Files

xmodules.dat (modules that have to be excluded for cross- referencing and plotting)	<pre>Copy from <your_inst_dir>/ share/cdssetup/ to \$CDS_SITE/ cdssetup/.</your_inst_dir></pre>
concepthdl_key.txt (Design Entry HDL shortcut keys)	<pre>Copy from <your_inst_dir>/ share/cdssetup/concept/ to \$CDS_SITE/cdssetup/concept/.</your_inst_dir></pre>
concepthdl_menu.txt (Design Entry HDL menus)	<pre>Copy from <your_inst_dir>/ share/cdssetup/concept/ to \$CDS_SITE/cdssetup/concept/.</your_inst_dir></pre>
template.tsg (information related to the graphical attributes of the symbols and additional pin and symbol properties)	<pre>Copy from <your_inst_dir>/ share/cdssetup/concept/ genview/ to \$CDS_SITE/cdssetup/ /concept/genview/.</your_inst_dir></pre>
cref.dat (template options of CRefer)	<pre>Copy from <your_inst_dir>/ share/cdssetup/creferhdl/ to \$CDS_SITE/cdssetup/creferhdl/ .</your_inst_dir></pre>

Note: The cdsprop.txt file need not be copied as you should not modify this file.

Table 1-2 Customizations for Allegro PCB Editor


Files and Descriptions	Location
.ilinit file (PCB Editor SKILL initialization file)	<pre>Copy file from <your_inst_dir>/ share/pcb/text/ to \$ALLEGRO_SITE/skill/</your_inst_dir></pre>
	<pre>where ALLEGRO_SITE = <your_inst_dir>/share/local/ pcb</your_inst_dir></pre>
allegro.men (updated PCB Editor menus)	<pre>Copy file(s) from <your_inst_dir>/ share/pcb/text/cuimenus to \$ALLEGRO_SITE/menus/</your_inst_dir></pre>
	<pre>where ALLEGRO_SITE = <your_inst_dir>/share/local/ pcb</your_inst_dir></pre>

Introduction to CPM Files

env (paths to PCB Editor libraries and other site settings for PCB Editor)	<pre>Copy file(s) from <your_inst_dir>/pcb/text/ to ALLEGRO_SITE/pcb/</your_inst_dir></pre>
forms folder (all forms called from Allegro SKILL code)	<pre>Copy folder from <your_inst_dir>/share/pcb/ text/ to ALLEGRO_SITE/pcb/</your_inst_dir></pre>
nclegend folder (.dlt files) (PCB Editor templates from NCDRIII legend)	<pre>Copy files from <your_inst_dir>/ share/pcb/text/nclegend to ALLEGRO_SITE/pcb/nclegend</your_inst_dir></pre>
skill folder (custom Allegro SKILL code)	Place the folder at \$ALLEGRO_SITE/

Introduction to CPM Files

The directory structure for a custom site environment must be as depicted below:



### **Installation Project File**

The installation project file, called cds.cpm, is shipped by Cadence and is in the  $<your\_inst\_dir>/share/cdssetup/projmgr$  directory. The cds.cpm file contains default setup directives for all projects and tools. The Project Manager obtains defaults from this file for setup options that are not defined in the <projectname>.cpm or site.cpm files. Do not modify this file. If you want to change the defaults for a set of projects, create a site project file (site.cpm).

Introduction to CPM Files

The setup directives you specify (that is, the directives in the cpm jectname>.cpm file)
always have precedence over the site.cpm directives, which in turn have precedence over the cds.cpm directives. When you open a project, the Project Manager gets the setup directives you specified for that project from the cpm file and the default values for the others from the site.cpm file. If they are not defined in the site.cpm file either, the Project Manager obtains the default values from the cds.cpm file.

### **Locking Directives**

Locking project (cpm) file directives provide a mechanism by which you can control user access and modification permissions on project settings. You can also configure settings that are reflected in all the projects you open, irrespective of the settings in the project's .cpm file.

### **Project Settings at Different Levels**

Project settings are configured in the installation project file (cds.cpm), the site project file (site.cpm), and the local project file (cpm).

However, you might want to define user-specific settings, which you can customize according to your needs and retain the same settings for any project you open, irrespective of the local project settings. Some examples of user-specific settings include: default printer, text editor, and panning.

Directive locking is allowed at any of the four levels, including the user.cpm level. Locking directives at user level provides control over the list of directives that you can configure at user level and will reflect in all the projects, irrespective of the project settings. This can be done by defining user-specific settings in the user.cpm file. If the environment variable \$HOME is set, the <u>user.cpm</u> file is located at \$HOME/cdssetup/projmgr/.

### **Locking a Directive**

A locked directive is defined with the keyword LOCK in the . cpm file. Locking implies that the directive is locked for all levels down from the level at which it is locked.

For example, locking a directive at project.cpm implies that the directive will be honored at the project.cpm level if the directive is in project.cpm. If it is not in project.cpm, the directive will be honored from site.cpm or cds.cpm as the case may be. However, the directive, if in user.cpm, will not be honored.

Introduction to CPM Files

#### **Example**

To lock the PINNUMBER\_SIZE directive, the following two sections are required in the .cpm file:

The PINNUMBER\_SIZE directive will need to be in the following section:

```
START_CONCEPTHDL
PINNUMBER_SIZE 0.090
END CONCEPTHDL
```

#### And it will need to be in this section too in the cpm file:

```
START_CONCEPTHDL_CONTROL_SETTINGS
PINNUMBER_SIZE LOCK
END CONCEPTHDL CONTROL SETTINGS
```

When a project is loaded, the directive in the user.cpm file will be honored only if the installation project file (cds.cpm) or the site-level cpm file (site.cpm) allows the directive to be read and set at the user level.

You need to specifically allow user-level settings for a given directive in the install or site-level cpm files with the ALLOW\_USER\_CPM keyword as illustrated:

```
START_CONCEPTHDL_CONTROL_SETTINGS
PINNUMBER_SIZE ALLOW_USER_CPM
END CONCEPTHDL CONTROL SETTINGS
```

### **Locking Support for Directives at Different Levels**

The locking mechanism for directives allows better control over configuring settings, such as part table settings, PXL property settings, CHECK command rules, grid settings, and so on. You can lock any directive in the cpm files at different levels. The directive locking feature uses the following precedence to check the locking status of directives:

- \$CDSROOT: The CDSROOT project file (cds.cpm) is the first cpm file to be read.
- \$CDS\_SITE: The next cpm file in the load process is from CDS\_SITE (site.cpm). You can lock the directives in this file also, but this setting overrides the directive settings in the user's HOME account and the local cpm file.
- Project: The <project>.cpm file is the next file to be read.
- \$HOME: After the CDSROOT and CDS\_SITE project files, the HOME cpm file (user.cpm) is loaded. Directives in user.cpm will be honored only when the ALLOW\_USER\_CPM setting is provided at the install or CDS\_SITE level cpm for those directives.

Introduction to CPM Files

The \$HOME settings will be honored only when the directives in user.cpm are not locked at the install, site, or project levels. Locks found in the HOME account can be used to keep local project settings from masking your preferences. This is how preferences are honored in each project that you open.

**Note:** You cannot edit the directives locked in the CDSROOT, CDS\_SITE, or HOME areas in a local project environment.

### **Reading Settings from CPM Files at Different Levels**

The following table describes how settings in the cpm files at different levels impact your project:

CPM File	Description
user.cpm	Contains the user-level settings.
	Directives defined in the user.cpm file are honored if:
	■ They are not locked at the <pre><pre><pre><pre><pre><pre><pre>cds.cpm</pre> levels</pre></pre></pre></pre></pre></pre>
	■ They are specified in the ALLOW_USER_CPM keyword in site.cpm or cds.cpm
	Modified directives honored in user.cpm are written to user.cpm and not to <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>

Introduction to CPM Files

CPM File	Description
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Contains settings that are local to a project.
	Directives defined in the <pre><pre>cpm</pre> file are honored if:</pre>
	■ They are not honored in user.cpm.
	■ They are not locked in site.cpm or cds.cpm.
	Changes to a directive locked at the <pre><pre><pre><pre><pre><pre>cpm level are allowed and the new value is written in the <pre><pre><pre><pre>cpm.</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
	The modified directive in the <pre><pre><pre><pre><pre><pre><pre>LOCK keyword associated with it.</pre></pre></pre></pre></pre></pre></pre>
site.cpm	Contains the site-level settings.
	Directives defined in the site.cpm file are honored if:
	■ They are not honored in user.cpm or <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
	■ They are not locked in cds.cpm.
	Changes to the directives are not honored if they are locked in site.cpm itself.  Otherwise, all modifications to the directives are written to the <pre><pre>cpm file</pre>.</pre>
	A modified directive in the <pre><pre>cpm</pre> file does not have the LOCK keyword associated with it.</pre>

Introduction to CPM Files

CPM File	Description
cds.cpm	Contains the install-level settings.
	Directives defined in the cds.cpm file are honored if they are not honored in user.cpm, <pre>cpm, or</pre> site.cpm.
	Modifications to the directives are not honored if they are locked in the cds.cpm itself. Otherwise, all the modifications to the directives are written to the <pre><pre><pre><pre>cproject&gt;.cpm file</pre>. The modified directive in the <pre><pre><pre>cpct&gt;.cpm file</pre> does not have the LOCK keyword associated with it.</pre></pre></pre></pre></pre>

### Example

Consider the following example of the PINNUMBER\_SIZE directive defined at the four levels of cpm files:

CPM File	Directive Definition
user.cpm	START_CONCEPTHDL
	PINNUMBER_SIZE 0.075
	END_CONCEPTHDL
	• • •
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	START_CONCEPTHDL
	PINNUMBER_SIZE 0.072 END_CONCEPTHDL

Introduction to CPM Files

CPM File	Directive Definition
site.cpm	START_CONCEPTHDL
	••
	PINNUMBER_SIZE 0.090
	•••
	END_CONCEPTHDL
	•••
	START_CONCEPTHDL_CONTROL_SETTINGS
	PINNUMBER_SIZE LOCK
	END_CONCEPTHDL_CONTROL_SETTINGS
cds.cpm	START_CONCEPTHDL
	•••
	PINNUMBER_SIZE 0.082
	•••
	END_CONCEPTHDL

Here, the directive PINNUMBER\_SIZE with a value of 0.090 (in site.cpm) will be honored. Modification to this value is not allowed.

2

### **Allegro Design Entry HDL CPM Directives**

This chapter lists the CPM directives for Design Entry HDL. These directives are specified in the START\_CONCEPTHDL...END\_CONCEPTHDL section of the project's .cpm file.

ALLOW EMPTY LOCK FILE

ALLOW FOOTPRINT COMPATIBILITY CHEC ALLOW PAGE LOCKING

K

<u>ALLOW PINTEXT SWAP</u> <u>ALLOW POWER PINS</u>

ALLOW\_PROP\_ILLEGAL\_OBJECT ALLOW\_PROP\_ON\_PROP

<u>ALLOW PROPERTY LOCKING</u> <u>ALLOW PTFVALUE INITIAL BLANKS</u>

ALLOWED ALTERNATE PART PROP ANNOTATE PART NAME

ARC COLOR ASK RENAME SIGNAME OPTION

ATTRIBUTES DIR AUTO UPDATE DEFAULT MODELS

<u>AUTODOT</u> <u>AUTOHEAVY</u>

<u>AUTOPAN</u> <u>AUTOPATH</u>

AUTOROUTE BACKGROUND COLOR

BBOX SHOWN ON FONT MOVE BLOCK TITLE TOP

BLOCK PIN SHAPE MINIMUMPINSPACING CATPATH

<u>CAPSLOCK</u> <u>CDS <CATEGORY NAME> FONTCOL</u>

OR

<u>CDS <CATEGORY NAME> FONT</u> <u>CDS <CATEGORY NAME> FONTSIZE</u>

CDS <CATEGORY NAME> FONTEFFECTS CDS ENABLE FONTS

CHECK\_ARCS\_AT\_SAME\_LOCATION CHECK\_HIDDEN\_WIRES

CHECK\_GRID\_ON\_TAP CHECK\_MISSING\_PINS

Allegro Design Entry HDL CPM Directives

CHECK IMAGE OVERLAP OBJECT CHECK MULTIPLE IBD PROPS

CHECK MOVE SHORT CHECK ON WRITE

CHECK NONSYNCPROPS

CHECK PACK SYNC ON IMPORT

CHECK PACK SEC TYPE PROPS

CHECK PIN WIRE DIST THRESH

CHECK PAGE NUMBER SYNCH

CHECK PINS NEAR WIRE ENDPT

CHECK PINS AT ORIGIN CHECK SHORTED PINS

CHECK PROP PLACE HOLDERS

CHECK SYMBOL PLACE HOLDERS

CHECK SYMBOLS AT SAME LOCATI

ON

CHECK\_SYMBOL\_SIGNAL\_NAMES CHECK\_UNCONNECTED\_WIRES

CHECK\_TWO\_WIRES\_AT\_PINS

CHECK\_VOLTAGE\_ON\_HDL

CNAME\_DEPTH

CNAME\_CELL

CNAME\_VIEW

CNAME\_LIB COMPONENT\_BROWSER

COMBINED\_MARKERS\_ON\_HIERWRITE CTRLLMB\_DRAGSELECT

CONFIRM WRITE CURSOR SHAPES

CTRLRMB CONTEXTMENU DATATIPS PROP NAME

CUSTOM CDSLIB SEARCH DEFAULT PAGE BORDER VERSION

DEFAULT\_PAGE\_BORDER\_NAMEDELETE\_BINARYDELETE\_ASCIIDESIGN\_TYPE

DELETE\_UNATTACHED\_INVISIBLE\_PROPS DOC\_GRID\_MULTIPLE
DISABLE\_SMARTPDF\_SMART\_FEATURES DOC\_GRID\_TOGGLE
DOC\_GRID\_SIZE DONT\_ALLOW\_UPREV

DOC GRID TYPE DONT\_SET\_OFFSET\_PINNUMBER

DONT FORCE ORIGIN ONGRID DOT COLOR

DONT\_SHOW\_CM\_DLG DRAWING\_BROWSER

<u>DOTS</u> <u>ENABLE\_ALPHANUMERIC\_CUSTOMK</u>

**EYS** 

EDIT PHYSICAL SPACING CONSTRAINTS ERROR MESSAGES

Allegro Design Entry HDL CPM Directives

ERR OK NET ONE PIN MULTI NODES FLATTEN BLOCK ON ADD

FATAL MESSAGES GENERATE TDD NETLIST

GENERATE SCH METADATA HIDE INSTANCE NAME

HIDE HIERARCHY PAGES HIGHLIGHT COLOR

HIDE SHEET NUMBER HPF BATCH

HONOR PPTOPTION ON ADD OR REPLA HPF FONT

<u>CE</u>

<u>HPF\_BUS\_SCALEFACTOR</u> <u>HPF\_PLOT\_PAGESIZE</u>

HPF PAGESIZE HPF SCALEFACTOR

<u>HPF\_PLOTTER</u> <u>HPF\_SPEC\_PLOT\_PAGESIZE</u>

<u>HPF\_SCALETYPE</u> <u>HYPERLINKS</u>

HPF WIRE SCALEFACTOR IMAGE\* Directives

IGNORE BUNDLED CONSTRAINTS ERRO IMAGE BACKGROUND COLOR

R ON ZERO NODE NETS

<u>IMAGE\_ARC\_COLOR</u>
<u>IMAGE\_DOT\_COLOR</u>

IMAGE\_DEFAULT\_DPI IMAGE\_OCCPROP\_COLOR

<u>IMAGE\_NOTE\_COLOR</u>
<u>IMAGE\_SYMBOL\_COLOR</u>

<u>IMAGE\_PROP\_COLOR</u> <u>INFORMATIONAL\_MESSAGES</u>

<u>IMAGE\_WIRE\_COLOR</u> <u>LIBRARY\_BROWSER</u>

<u>INPUT SCRIPT</u> <u>LOCK FILE PERM</u>

LIST VALID VERSIONS METADATA LOGIC GRID MULTIPLE

LOGIC\_DOT\_RADIUS LOGIC\_GRID\_TOGGLE

<u>LOGIC\_GRID\_SIZE</u> <u>MAX\_DRAWINGS</u>

LOGIC GRID TYPE MAX PINS IN NET

MOVE MULTI FORMAT

NAVIGATION\_OPTION NOTE\_COLOR

OCCPROP\_COLOR OUTPUT\_ASCII

<u>OUTPUT\_BINARY</u> <u>OUTPUT\_DEPENDENCY</u>

<u>OUTPUT VERILOG</u> <u>OUTPUT VHDL</u>

Allegro Design Entry HDL CPM Directives

PAGE NAME CASE PAGE NAME PROP

PAPER ORIENTATION PAPER SIZE

PAPER SOURCE PATHPROP INVISIBLE

PINNUMBER ROTATION PINNUMBER SIZE

<u>PINPROP VISIBILITY</u> <u>PLOT COLOR</u>

<u>PLOT DOUBLE WIDTH</u> <u>PLOT FILE NAME</u>

<u>PLOT FIT TO PAGE</u> <u>PLOT FONT</u>

PLOT SCALE PLOT SCREEN

<u>PLOT SINGLE WIDTH</u> <u>PLOT THICK WIDTH</u>

<u>PLOT THIN WIDTH</u> <u>PLOT TO FILE</u>

POWERPROP VIS PPT BROWSER

PPT OPTIONSET PATH PRESELECT FLAG

PRESELECT FLAG ALLOW USER CPM PRESERVE DAT

'ON'PRESERVE\_PIN\_TEXT\_ROTATION

PRESERVE ZOOM INFO PROP COLOR

PROP\_JUSTIFICATION PROP\_OFFSET

PROP\_PLACEMENT\_DEFAULT PROP\_STACKING

PROP\_VISIBILITY REPLACE\_ACT\_AS\_MODIFY

REPLACE PTF PROPS RETAIN EXISTING XNETS AND DIFF

**PAIRS** 

RETAIN FONT SETTINGS ON SYMBOL A RETAIN HARDLOCATION ON COPY

DD

RETAIN HARD LOCATION ON REPLACE RETAIN LOCATION ON COPYALL

RETAIN INSTANCE PROP ON VERSION RETAIN PREVIOUS HILITE

RETAIN PATH ON REPLACE SAVE WORKSPACE

RETAIN VERSION ON REPLACE SCH POWER GROUP WINS OVER P

PT

SAVEHIER READONLY MSG AS INFO SHOW PROPERTIES

SHOW PNN SIGNAME SORT ROWS ON ATTRFORM LAUNC

<u>H</u>

Allegro Design Entry HDL CPM Directives

SHOW VARIANT COLORS SHOW XNET STATUS

**STICKY** 

SYMBOL COLOR SYMBOL DOT RADIUS

SYMBOL GRID MULTIPLE SYMBOL GRID SIZE

SYMBOL GRID TOGGLE SYMBOL GRID TYPE

SYNC ON PAGE EDIT SYNC ON STARTUP

TAP SYMBOL TEXT EDITOR

<u>TEXT\_JUSTIFICATION</u> <u>TEXT\_SIZE</u>

TOC DISPLAY SHEET RANGE TOC ROW SPACING MULTIPLIER

UNNAMED NET GEN UNNAMED NET USING FULL PINNA

ME

VAR OVERLAY PROPS VISIBLE WARNING MESSAGES

WINDOWSMODE FLAG WINDOWSMODE FLAG

**ALLOW USER CPM** 

WIRE COLOR

XNET\_ABSENT\_COLOR XNET\_EXISTS\_COLOR

**Design Synchronization CPM Directives** 

### **Design Synchronization CPM Directives**

This section lists the CPM directives for the Design Synchronization toolset, which includes the following utilities:

- Packager Utilities
- Design Differences
- Design Association
- □ Netrev
- □ Genfeedformat

BACKANNOTATE FEEDBACK

CREATE USER PROP

**IGNORE FIXED** 

**RUN FEEDBACK** 

RUN HIERWR BEFORE PXL

**RUN PACKAGER** 

**BACKANNOTATE FORWARD** 

**ETCH REMOVAL** 

LAST BOARD FILE

**RUN GENFEEDFORMAT** 

**RUN NETREV** 

Design Entry HDL Utilities CPM Directives

# Design Entry HDL Utilities CPM Directives

This chapter lists the CPM directives for Design Entry HDL tools, such as Allegro Design Publisher, Cross-Referencer, and BOM-HDL. These directives are specified in the setup dialog and are stored in the . cpm file.

### **Allegro FPGA System Planner CPM Directives**

NON GRAPHIC MODE FOR CM

### **Allegro Design Publisher CPM Directives**

<u>ATTRIBUTEDATATOOLFORM</u> <u>ATTRIBUTEFILTER</u>

<u>ATTRIBUTEJAVAFORM</u> <u>AUTOSIZE\_MARGIN</u>

<u>BLACKANDWHITEPDF</u> <u>CURRENTPDFVIEWER</u>

<u>CURRENTPDFVIEWERPATH</u> <u>EXPORT</u>

MULTIPAGEBODERCREF PAGE\_DOUBLE\_WIDTH

PAGE\_HEIGHT PAGE\_MARGIN\_BOTTOM

<u>PAGE\_MARGIN\_LEFT</u> <u>PAGE\_MARGIN\_RIGHT</u>

<u>PAGE\_MARGIN\_TOP</u> <u>PAGE\_ORIENTATION</u>

PAGE\_SCALE PAGE\_SINGLE\_WIDTH

PAGE\_UNIT PAGE\_WIDTH

<u>PDFA</u> <u>PDFFont</u>

<u>PRINTLAYER</u> <u>PRINTLAYERENABLE</u>

<u>SETCONCEPTFONT</u> <u>VISIBLE</u>

WM\_COLOR WM\_FONT

<u>WM\_FONTSIZE</u> <u>WM\_HORIZONTAL\_ALIGNMENT</u>

WM\_OPACITY WM\_ROTATION

WM\_SCALE WM\_SHOW\_ONPRINT

WM\_SHOW\_ONSCREEN WM\_TEXT

WM\_TYPE WM\_VERTICAL\_ALIGNMENT

### **Rules Checker Directives**

ENABLE FONT BASED BBOX COMPUTATION

Design Entry HDL Utilities CPM Directives

### **CREFERHOL CPM Directives**

FORMAT CREF REPORTS GENERATE FLATTENED SCHEMATIC

GENERATE\_SEPARATE\_CELL GENERATE\_XR\_FOR\_ALL\_NETS

MAKE\_PAGE\_TITLE\_INVISIBLE OMIT\_CELL\_FROM\_CREF\_PARTS

OMIT\_CREFPARTS\_HIERARCHY OMIT\_DOWN\_HIERARCHY

OMIT ZONE INFO SCH XR FORMAT IN REPORTS

### **BOM-HDL Directives**

LAST\_OUTPUT\_FILE LAST\_TEMPLATE\_FILE

<u>LAST\_VARIANT\_FILE</u> <u>SPREADSHEET</u>

<u>UNIQUE\_FEATURE</u> <u>VAR\_COMP\_BOM\_PROPS</u>

### **Design Variance CPM Directives**

### **Archiver CPM Directives**

EXCLUDE FILE PATH EXCLUDE VIEW

### **Packager-XL Directives**

This chapter lists the Packager-XL directives. These directives are specified in the setup form and are stored in the project file.



You should not edit the project file yourself. Use Packager Setup to change Packager-XL directives.

ANNOTATE B2F\_OVERWRITE\_CONSTRAINTS

<u>COMP\_DEF\_PROP</u> <u>COMP\_INST\_PROP</u>

<u>DEFAULT\_PHYS\_DES\_PREFIX</u> <u>ELECTRICAL\_CONSTRAINTS</u>

ERROR ON PARTIAL INSTANTIATION OF EXCLUDE PPT

**HSS** 

<u>F2B OVERWRITE CONSTRAINTS</u> <u>FEEDBACK</u>

FILTER\_CONFLICTING\_PROP FILTER\_PROPERTY
FORCE PTF\_ENTRY FORCE\_SUBDESIGN

GEN\_SUBDESIGN HARD\_LOC\_SEC IGNORE VAR STATUS COL INCLUDE PPT

MAX ERRORS NET NAME CHARS

NET NAME LENGTH NO FEEDBACK

NUM\_OLD\_VERSIONS OPTIMIZE

OUTPUTPACKAGE\_PROPPART\_TYPE\_LENGTHPASS\_PROPERTY

PHYSICAL\_PATH PPT

PROCESS\_PIN\_SHORT\_PROP PTF\_MISMATCH\_EXCLUDE\_INJ\_PRO

Р

PTF VIEW REF DES LENGTH

REF DES PATTERN FIX

Packager-XL Directives

REGENERATE PHYSICAL NET NAME REMOVE FROM STATE

REPACKAGE REFDES

<u>SD SUFFIX SEPARATOR</u> <u>STATE WINS OVER DESIGN</u>

STATE WINS OVER LAYOUT STOP PACKAGE ON SCHEMATIC E

**RROR** 

STOP\_PST\_GEN\_ON\_PTF\_MISMATCH STRICT\_PACKAGE\_PROP

<u>SUPPRESS</u> <u>USE\_LIBRARY\_PPT</u>

<u>USE\_SUBDESIGN</u> <u>USE\_VECTOR\_NOTATION</u>

<u>VIEW\_PCB</u> <u>WARNINGS</u>

## System Connectivity Manager CPM Directives

This section lists the CPM directives for System Connectivity Manager. These directives are specified in the START\_DESIGNSTUDIO section of a .cpm file.

<u>ALLOW POWER PINS</u> <u>ASSOC PARENT PIN SPACING</u>

AUTO CONNECT DPLEG CONNECTION SWAP PINS

DPPIN PREFIXDPPIN RULESDPSIG PREFIXDPSIG RULES

ENABLE SEL LOGICAL UPDATE VDD GEN PSTFILES

<u>LAUNCH OPTION</u> <u>OVERWRITE CONSTRAINTS</u>

PACKAGE PROPPRESERVE BYPASSPRESERVE CONNPRESERVE PINPAIRPRESERVE PWRGRPPRESERVE REFDES

<u>PRESERVE TERMINATION</u> <u>PRESERVE USERPROP</u>

REPORT COL PAD REPORT COL SEP

REPORT CURRENCY CHAR REPORT DIR

REPORT FILES

REPORT FONT SIZE

REPORT FONT STYLE

REPORT FORMAT

REPORT HEADER SEP

REPORT HIDE LINENO REPORT ROW SEP

REPORT SORT ORDER REPORT STRING SEP

<u>SD PREFIX SEPARATOR</u> <u>SD SUFFIX SEPARATOR</u>

SHOW ANALYZE DIALOG SUPPORTLIBRARYDEFINEDDIFFPAIR

### **Schgen CPM Directives**

This chapter lists the CPM directives for System Connectivity Manager. These directives are specified in the START\_DSSCHGEN section of a .cpm file.

<u>ADD\_AUTHOR\_TO\_COMMENT</u> <u>ADD\_BBOX</u>

<u>ADD\_BLOCK\_DIAGRAM</u> <u>ADD\_COMMENTS</u>

ADD\_COMMENTS\_TO\_INSTANCES ADD\_COMMENTS\_TO\_NETS

ADD\_COMMENTS\_TO\_PINS ADD\_DATE\_TO\_COMMENT

ADD\_TEXT\_TO\_COMMENT ADD\_TIME\_TO\_COMMENT

BBOX\_COLOR BLOCK\_DIAGRAM\_CELL

BLOCK\_DIAGRAM\_LIB COMMENT\_COLOR

<u>COMP\_COLOR</u> <u>CTAP</u>

IGNORE\_BLOCK\_WITHOUT\_SCHEMAT | IGNORE\_INSTANCE\_WITH\_ERRORS

IC

<u>INPORT</u> <u>INST DEFAULT ALIGNMENT</u>

INST DEFAULT PROP SIZE INST DEFAULT VISIBILITY

<u>IOPORT</u> <u>LEFT IN OFFPAGE</u>

<u>LEFT IN ROT</u> <u>LEFT IO OFFPAGE</u>

<u>LEFT IO ROT</u> <u>LEFT OUT OFFPAGE</u>

<u>LEFT OUT ROT</u> <u>OFFPAGE</u>

<u>OUTPORT</u> <u>PAGE BORDER</u>

PLACEMENT WITHIN GROUP USING POWER SYMBOLS

ORDER\_IN\_DESIGN

PROP\_COLOR RIGHT\_IN\_OFFPAGE
RIGHT\_IN\_ROT RIGHT\_IO\_OFFPAGE
RIGHT\_IO\_ROT RIGHT\_OUT\_OFFPAGE

Schgen CPM Directives

RIGHT OUT ROT USE OFFPAGE
USE POWER SYMBOLS
WIRE COLOR

### **Part Developer CPM Directives**

This chapter lists the CPM directives for Part Developer. These directives are specified in the START\_PDV section of a .cpm file.

ConceptSetup Assertion Read ConceptSetup Assertion UseMinusInChi

<u>ps</u>

ConceptSetup Assertion Write ConceptSetup SplitPart AddSwapInfo

ConceptSetup SplitPart SymbolProp Default Diffpair Value

<u>Default Zoom Factor</u> <u>DiffPair Recognition Rules</u>

Export Csv Delimeter Global Modify Pin Graphics

<u>Export ViewLogic Visibility <property></u> <u>Import APD PwrGndNCPinsInGlobalSec</u>

<u>tion</u>

Import AllegroFtprint DefaultPinType Import Csv ApplyVectorConversion

Import APD strippinnum Import CSV GenerateSymbolForNoLoca

<u>tion</u>

<u>Import\_Csv\_Delimeter</u> <u>Import\_Csv\_Replace\_assertion</u>

<u>Import\_Csv\_LowAssertFlag</u> <u>Import\_Csv\_Replace\_DIFFPAIRPINSNE</u>

<u>G</u>

Import Csv Replace assertionchar Import Csv Replace jedectype

Import Csv Replace DIFFPAIRPINSPOS Import Csv Replace packagename

Import Csv Replace loadsetupfile Import Csv Replace pinname

Import Csv Replace pinlocation Import Csv Replace pinposition

<u>Import Csv Replace pinnumber</u> <u>Import Csv Replace pintype</u>

<u>Import Csv Replace pinshape</u> <u>Import DML Braces TreatedAs Vector</u>

Import Csv Replace symbol Import DML Pins DefaultVector

<u>Import DML DefaultPinType</u> <u>Import FPGA DefaultPinType</u>

## Allegro Front-End CPM Directive Reference Guide Part Developer CPM Directives

Import DML PwrGndNCPinsInGlobalSection	Import FPGA Standard PartNameAsCel IName
Import_FPGA_PwrGndNCPinsInGlobalSection_n	Import_FPGA_Xilinx_SeparationChar
Import_FPGA_Xilinx_CSVSeparationChar	Import_IBIS_With_Ibischk4
Import_IBIS_With_Dmlcheck	Import_Text_Braces_TreatedAs_Vector
Import_IBIS_With_Unchanged_ModelName	Import_Text_Pins_DefaultVector
Import_Text_DefaultPinType	Import_ViewLogic_gridratio
Import_Text_PwrGndNCPinsInGlobalSection	Package_Class
Instantiation_Packaging_Validation_Type	Package_PinDelayUnit
Package_JedecType	PackagePin_AbsentChar
Package_RefDesPrefix	PackagePin_Property_ANALOG_Connect
PackagePin_Property_ANALOG_Assert	PackagePin_Property_ANALOG_IO
PackagePin_Property_ANALOG_Dir	PackagePin_Property_ANALOG_Unknow nLoading
PackagePin Property ANALOG Load	PackagePin Property BIDIR Connect
PackagePin Property BIDIR Assert	PackagePin Property BIDIR IO
PackagePin Property BIDIR Dir	PackagePin Property BIDIR UnknownLo ading
PackagePin_Property_BIDIR_Load	PackagePin_Property_GROUND_Connect
PackagePin_Property_GROUND_Assert	PackagePin_Property_GROUND_IO
PackagePin_Property_GROUND_Dir	PackagePin_Property_GROUND_Unkno wnLoading
PackagePin Property GROUND Load	PackagePin Property INPUT Connect
PackagePin Property INPUT Assert	PackagePin Property INPUT IO
PackagePin Property INPUT Dir	PackagePin Property INPUT UnknownL oading
PackagePin_Property_INPUT_Load	PackagePin_Property_NC_Connect
PackagePin_Property_NC_Assert	PackagePin_Property_NC_IO

## Allegro Front-End CPM Directive Reference Guide Part Developer CPM Directives

Declara Dia Duana de NO Dia	Deales and Dire. Director the NO. Hales according
PackagePin Property NC Dir	PackagePin Property NC UnknownLoad ing
PackagePin_Property_NC_Load	PackagePin_Property_OC_Connect
PackagePin_Property_OC_Assert	PackagePin_Property_OC_IO
PackagePin_Property_OC_Dir	PackagePin_Property_OC_UnknownLoad ing
PackagePin_Property_OC_Load	PackagePin_Property_OCBIDIR_Connect
PackagePin_Property_OCBIDIR_Assert	PackagePin_Property_OCBIDIR_IO
PackagePin_Property_OCBIDIR_Dir	PackagePin_Property_OCBIDIR_Unknow nLoading
PackagePin Property OCBIDIR Load	PackagePin Property OE Connect
PackagePin Property OE Assert	PackagePin Property OE IO
PackagePin Property OE Dir	PackagePin Property OE UnknownLoad ing
PackagePin_Property_OE_Load	PackagePin_Property_OEBIDIR_Connect
PackagePin_Property_OEBIDIR_Assert	PackagePin_Property_OEBIDIR_IO
PackagePin_Property_OEBIDIR_Dir	PackagePin_Property_OEBIDIR_Unknow nLoading
PackagePin_Property_OEBIDIR_Load	PackagePin_Property_OUTPUT_Connect
PackagePin_Property_OUTPUT_Assert	PackagePin_Property_OUTPUT_IO
PackagePin_Property_OUTPUT_Dir	PackagePin_Property_OUTPUT_Unknow nLoading
PackagePin Property OUTPUT Load	PackagePin Property POWER Connect
PackagePin Property POWER Assert	PackagePin Property POWER IO
PackagePin Property POWER Dir	PackagePin Property POWER Unknown Loading
PackagePin_Property_POWER_Load	PackagePin_Property_UNSPEC_Connect
PackagePin_Property_UNSPEC_Assert	PackagePin_Property_UNSPEC_IO
PackagePin_Property_UNSPEC_Dir	PackagePin_Property_UNSPEC_Unknow nLoading
PackagePin_Property_UNSPEC_Load	PINALIAS_ <pin_type></pin_type>

Part Developer CPM Directives

PinType Symbol Length

<u>Symbol OutLine</u> <u>Symbol PinShape Dot Size</u>

<u>Symbol Pintext LeftRight XOffset</u> <u>Symbol Pintext LeftRight YOffset</u>

Symbol Pintext TopBottom XOffset Symbol Pintext TopBottom YOffset

Symbol PN LeftRight XOffset Symbol PN LeftRight YOffset

Symbol PN TopBottom XOffset Symbol PN TopBottom YOffset

Symbol SymSheetSize Symbol Units

Symbol Width

Engineering Data Management Directives (EDM)

# **Engineering Data Management Directives** (EDM)

This section lists the Engineering Data Management (EDM) directives that are available in the project. cpm file. These directives control the behavior of EDM or store information about tasks and processes in EDM.

Engineering Data Management Directives (EDM)

### **Start Design**

Project\_Ppl

### Allegro EDM Flow Manager

**LastFlow** 

### **Part Information Manager**

CENTRAL\_INDEX\_PATH DAO\_Timeout

<u>DataCompress</u> <u>Datasheet\_URL</u>

<u>Default\_Search\_Tab</u> <u>Default\_ShoppingCart\_Quantity</u>

Detail\_Tab\_Order Display\_URL

Max\_Search\_Rows Minimize\_On\_Add

Online\_Mode Ppl\_Only

Search Attr Name
Search Result Type
Search Tolerance
Search Tolerance
Search Tree Order

Show\_Cell Show\_Library

<u>Single\_Click\_Details</u> <u>Viewers</u>

### **Library Revision Manager**

sync\_properties auto\_fix\_ptf

auto load schematic instances auto update minor cell

<u>auto\_update\_schematic</u> <u>exclude\_autoupdate\_props</u>

<u>check\_local\_modified</u> <u>dump\_FileName</u>

Irm\_logfile

Engineering Data Management Directives (EDM)

### **Cache Management**

old\_versions\_count

# Allegro Design Management (Team Design) Directives

This section lists the CPM directives for Allegro Design Management (team design). These directives are specified in the START\_SDM...END\_SDM section of the .cpm file.

DASHBOARD SHOW LOGICAL HIERARCHY

DASHBOARD SHOW PHYSICAL HIERARCHY

DASHBOARD SHOW WORKING DESIGN

### **Allegro System Capture CPM Directives**

This section lists the CPM directives for Allegro System Capture. These directives are specified in the START\_CANVAS...END\_CANVAS section of the .cpm file, unless otherwise specified in the descriptions of the commands.

### **Schematic Canvas CPM Directives**

**ALLOW 4WAY JUNCTION** 

<u>ALLOWED\_ALTERNATE\_PART\_PROP</u>
<u>AUTO\_NAMEONBUS\_BITS</u>

<u>AUTO\_NETNAMEON\_POWERNET</u> <u>AUTO\_SIGNAME\_LOC</u>

AUTO\_UPDATE\_PARTS\_ON\_START B2F\_OVERWRITE\_CONSTRAINTS

<u>CAPTURE\_CACHE\_LIBRARY\_PATH</u>
<u>BUS\_TAP\_SYMBOL\_ROT<angle></u>

<u>CREATE\_CACHE\_PROJECT</u> <u>CAPTURE\_STANDARD\_LIB</u>

<u>DISCONNECT\_PIN\_TEXT\_NAME</u> <u>CTAP</u>

DRC\_ERROR DISPLAY\_UNCONNECTED\_PINS

<u>DRC WARN</u> <u>DO NOT HONOR ANNOTATIONS</u>

HYPERLINK\_HIGHLIGHTED\_DARK\_THEME DRC\_INFO

<u>COLOR</u>

HYPERLINK VISTED COLOR

EXTERNAL ALLEGRO BOARD FOLDE

<u>R</u>

<u>INOUT\_PORT\_PIN\_SIDE</u>
<u>HYPERLINK\_HIGHLIGHTED\_LIGHT\_TH</u>

EME COLOR

<u>NEW PROPERTY VISIBILITY</u> <u>IN PORT PIN SIDE</u>

ORIENT NET NAME DISPLAY NETSPLIT SUFFIX

PAGE DEFAULT SIZE OPEN ONLY ACTIVE TAB

RESTRICTIVE WIRE MOVE OUT PORT PIN SIDE

<u>SAVE TCL IN PROJECT</u> <u>REPORT DIR</u>

Allegro System Capture CPM Directives

SHOW NET HOTSPOTS RETAIN ZERONODE NET

SHOW PART MANAGER ON START SDA CAPTURE SPECIAL LIB

STUB LENGTH SHOW NET NAME DIALOG

<u>UPPERCASE SIGNAL NAMES</u> <u>SHOW UNCONNECTED PINS</u>

TEXT EDITOR TOC PAGE DEFAULT SIZE

VARIANT EDITOR DISPLAY PROP NAME

Allegro System Capture CPM Directives

### **Schematic Grid CPM Directive**

GRID\_DISPLAY\_ENABLED GRID\_STYLE

GRID\_UNIT\_MEASURE GRID\_PIN\_PITCH

GRID\_SNAP\_FRACTION

GRID\_DOC\_SNAP\_FRACTION

GRID\_DISPLAY MULTIPLE

GUIDE LINES COLOR DARK

**GUIDE\_LINES\_COLOR\_LIGHT** 

### **Object Formatting CPM Directives**

<u>APPLY\_<OBJECT>\_STYLE</u>
<u>APPLY\_NAVLINKS\_STYLE</u>

NAVLINKS\_TEXT\_FONT\_BOLD NAVLINKS\_TEXT\_FONT\_COLOR

NAVLINKS\_TEXT\_FONT\_ITALIC NAVLINKS\_TEXT\_FONT\_NAME

NAVLINKS TEXT FONT SIZE NAVLINKS\_TEXT\_FONT\_UNDERLINE

NAVLINKS\_TEXT\_MARGIN APPLY\_TABLE\_STYLE

TABLE\_ALTERNATE\_FILL\_COLOR TABLE\_FILL\_COLOR

TABLE\_FILL\_STYLE TABLE\_HEADER\_FILL\_COLOR

TABLE\_LINE\_CAP\_STYLE TABLE\_LINE\_COLOR

TABLE\_LINE\_JOIN\_STYLE TABLE\_LINE\_STYLE

TABLE\_LINE\_WIDTH TABLE\_TEXT\_FONT\_BOLD

TABLE\_TEXT\_FONT\_COLOR TABLE\_TEXT\_FONT\_ITALIC

TABLE\_TEXT\_FONT\_NAME TABLE\_TEXT\_FONT\_SIZE

TABLE\_TEXT\_FONT\_UNDERLINE TABLE\_TEXT\_MARGIN

APPLY\_NETGROUP\_STYLE NETGROUP\_FILL\_COLOR

NETGROUP\_FILL\_STYLE

NETGROUP\_LINE\_CAP\_STYLE

NETGROUP\_LINE\_COLOR

NETGROUP\_LINE\_JOIN\_STYLE

NETGROUP\_LINE\_STYLE NETGROUP\_LINE\_WIDTH

NETGROUP\_TEXT\_FONT\_BOLD NETGROUP\_TEXT\_FONT\_COLOR

NETGROUP\_TEXT\_FONT\_ITALIC NETGROUP\_TEXT\_FONT\_NAME

NETGROUP\_TEXT\_FONT\_SIZE NETGROUP\_TEXT\_FONT\_UNDERLINE

## Allegro Front-End CPM Directive Reference Guide Allegro System Capture CPM Directives

NETGROUP TEXT MARGIN	<object> LINE WIDTH</object>
<object> LINE STYLE</object>	<object> LINE CAP STYLE</object>
<object> LINE JOIN STYLE</object>	<object> LINE COLOR</object>
ALTERNATE FILL COLOR	<object> FILL STYLE</object>
<object> TEXT FONT NAME</object>	<object> TEXT FONT SIZE</object>
<object> TEXT FONT ITALIC</object>	<object> TEXT FONT BOLD</object>
<object> TEXT FONT UNDERLINE</object>	<object> TEXT FONT COLOR</object>
<object> LINE COLOR</object>	GRAPHIC BLOCK LINE COLOR
GRAPHIC BLOCK FILL COLOR	GRAPHIC CONNECTOR LINE COLO R
GRAPHIC_CONNECTOR_FILL_COLOR	APPLY_VARIANT_INST_STYLE
VARIANT_INST_FILL_COLOR	VARIANT_INST_FILL_STYLE
VARIANT_INST_LINE_CAP_STYLE	VARIANT_INST_LINE_COLOR
VARIANT_INST_LINE_JOIN_STYLE	VARIANT_INST_LINE_STYLE
VARIANT_INST_LINE_WIDTH	VARIANT_INST_ITEM_OPACITY
APPLY_VARIANT_PROPERTY_STYLE	VARIANT_PROPERTY_TEXT_FONT_B OLD
VARIANT_PROPERTY_TEXT_FONT_COLOR	VARIANT_PROPERTY_TEXT_FONT_IT ALIC
VARIANT PROPERTY TEXT FONT NAME	VARIANT PROPERTY TEXT FONT SI ZE
VARIANT_PROPERTY_TEXT_FONT_UNDER LINE	VARIANT_PROPERTY_ITEM_OPACITY
VARIANT_DNI_CROSS	VARIANT_DNI_CROSS_COLOR
VARIANT DNI_CROSS_LINE_WIDTH	

Allegro System Capture CPM Directives

### **Directives for the LINE Object**

LINE\_CAP\_STYLE LINE\_COLOR
LINE\_JOIN\_STYLE LINE\_STYLE

LINE WIDTH SMART PDF LINE WIDTH FACTOR

### **Directives for the TEXT Objects**

ITEM\_OPACITYTEXT\_FONT\_BOLDTEXT\_FONT\_COLORTEXT\_FONT\_ITALICTEXT\_FONT\_NAMETEXT\_FONT\_SIZETEXT\_FONT\_UNDERLINETEXT\_MARGIN

**TEXT WORD WRAP** 

### Other Directives Related to Objects

PASTE REPEATEDLY

### **Packaging CPM Directives**

ALLOW PINTEXT SWAP AUTO XNETS USING GATES

ANNOTATE GLOBAL PTF PROPS COMP DEF PROP

<u>ANNOTATE\_ALL\_PROPS</u> <u>DEFAULT\_PHYS\_DES\_PREFIX</u>

<u>BLOCK\_REF\_DES\_PATTERN</u> <u>HARD\_REFDES\_CONFLICT\_RESOLVE</u>

COMP\_INST\_PROP

RET\_NAME\_LENGTH

PART\_TYPE\_LENGTH

NET\_NAME\_CHARS

REF\_DES\_PATTERN

PACKAGE\_PROP

REFDES\_ALPHA\_NUM

REF DES LENGTH REUSE REFDES

REF DES PATTERN FIX SD SUFFIX SEPARATOR

Allegro System Capture CPM Directives

REFDES PAGE PADDING STRICT PACKAGE PROP

SD PREFIX SEPARATOR

### **TOC and Table Object CPM Directives**

<u>ALIASBODY</u> <u>BOM\_FOLDER</u>

<u>CP\_NO\_OF\_COL\_TOC</u> <u>CP\_NO\_OF\_ROW\_TOC</u>

<u>CP\_TOC\_COL\_<column\_number>\_LABEL\_</u>

<u>CREF DATA FILE</u> <u>EDIT PHYSICAL NET NAME</u>

EDITABLE\_IMPORT\_TABLE INPORT
INST\_BLOCKAGE\_MARGIN IOPORT

MAX COL IMPORT TABLE MAX ROW IMPORT TABLE

NO\_CONNECT OFFPAGE\_INPUT

OFFPAGE\_IO OFFPAGE\_OUTPUT

OUTPORT PACKAGED FOLDER

PHYSICAL FOLDER PIN ASSIGNMENT DIALOG SHOW BLOC

K NET NAME

PIN ASSIGNMENT DIALOG SHOW PIN POWER SYMBOLS

NUMBER

PPT OPTIONSET PATH PRESERVE DAT

RAT ON REPLACE TOC AUTO SAVE

### **Design Integrity CPM Directives**

This section lists the CPM directives for Design Integrity. These directives are specified in the START\_RELIABILITY...END\_RELIABILITY section of the .cpm file.

<u>AUDIT DISALLOW WAIVE</u> <u>ILLEGAL NET NAME CHAR</u>

AUDIT DISALLOW WAIVE RULES INCREMENTAL RUN

<u>AUDIT ERROR</u> <u>LOWVOLTAGE CLASS PATTERN</u>

<u>AUDIT\_FATAL</u> <u>LOWVOLTAGE\_THRESHOLD</u>

Allegro System Capture CPM Directives

AUDIT INFO

AUDIT WARNING

CAS PIN PATTERN

MISO NET PATTERN

MOSI NET PATTERN

<u>CLOCK PIN PATTERN</u> <u>MOSI PIN PATTERN</u>

<u>CS PIN PATTERN</u> <u>PULLDOWN MAX</u>

<u>DIFFPAIR PIN SUFFIX N</u> <u>PULLDOWN MIN</u>

<u>DIFFPAIR PIN SUFFIX P</u> <u>PULLUP MAX</u>

ELECTRICAL LOW STRESS LEVEL PULLUP MIN

ELECTRICAL OVER STRESS LEVEL PWR PIN NAME

FIDUCIAL FOOTPRINT NAME PATTERN RAS PIN PATTERN

FIDUCIAL MIN NUMBER REFDES PREFIX VISIBILITY CHECK

GLOBAL NETS SCL PIN PATTERN

GND PIN NAME SDA PIN PATTERN

HOLE FOOTPRINT NAME PATTERN TESTPAD FOOTPRINT NAME PATTERN

# Allegro Front-End CPM Directive Reference Guide Allegro System Capture CPM Directives

3

# **A Directives**

This chapter lists the CPM directives that start with  ${\tt A}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

A Directives

## ADD\_AUTHOR\_TO\_COMMENT

The name of the user who added a comment to a design/instance/pin is added as a note in the generated document schematic.

**Note:** This directive only works if the add\_comments directive and either the add\_comments\_to\_instances or add\_comments\_to\_pins directive is already specified in the .cpm file

### **Syntax**

```
add author to comment <0 or 1>
```

### **Example**

```
add author to comment '0'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Text

#### See Also

**ADD COMMENTS** 

ADD\_COMMENTS\_TO\_NETS

ADD COMMENTS TO PINS

A Directives

# ADD\_BBOX

Use this directive to add a bounding box to the generated schematic.

### **Syntax**

add bbox <0 or 1>

### **Example**

add\_bbox '0'

### **Corresponding UI Option for System Connectivity Manager**

None

### See Also

**BBOX\_COLOR** 

**A Directives** 

## ADD\_BLOCK\_DIAGRAM

Use this directive to include the block diagrams in the specified lib:cell:sch\_1 as initial pages of the document schematic. The library name and the cell name containing the block diagram are specified using the block\_diagram\_library and block\_diagram\_cell directives respectively.

### **Syntax**

add block diagram <0 or 1>

#### **Example**

add block diagram '0'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — General — Include Block Diagram.

#### See Also

**BLOCK\_DIAGRAM\_LIB** 

**BLOCK DIAGRAM CELL** 

A Directives

# **ADD\_COMMENTS**

Use this directive to add design comments as notes in the generated document schematic.

#### **Syntax**

```
add comments <0 or 1>
```

### **Example**

add comments '1'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Add Comments as Notes.

#### See Also

ADD COMMENTS TO NETS

ADD COMMENTS TO PINS

ADD\_DATE\_TO\_COMMENT

ADD TEXT TO COMMENT

ADD\_TIME\_TO\_COMMENT

A Directives

## ADD\_COMMENTS\_TO\_INSTANCES

Use this directive to indicates that comments added to component instances will get included as notes in the generated document schematic.

**Note:** This option works only if the add\_comments directive is already added.

### **Syntax**

```
add_comments_to_instances <0 or 1>
```

#### **Example**

```
add comments to instances '1'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Instance Comments.

#### See Also

**ADD\_COMMENTS** 

ADD COMMENTS TO NETS

ADD COMMENTS TO PINS

ADD\_DATE\_TO\_COMMENT

ADD TEXT TO COMMENT

# ADD\_COMMENTS\_TO\_NETS

Use this directive to include the comments added on the design signals as notes in the generated document schematic.

Note: This option works only if the add\_comments directive is already added

### **Syntax**

add comments to nets <0>

#### **Example**

add comments to nets '0'

### **Corresponding UI Option for System Connectivity Manager**

None

#### See Also

**ADD COMMENTS** 

ADD\_COMMENTS\_TO\_NETS

ADD COMMENTS TO PINS

ADD DATE TO COMMENT

ADD\_TEXT\_TO\_COMMENT

A Directives

# ADD\_COMMENTS\_TO\_PINS

Use this directive to indicate that comments added to component pins will get included as notes in the generated document schematic.

**Note:** This option works only if the add\_comments directive is already added.

### **Syntax**

add\_comments\_to\_pins <0 or 1>

#### **Example**

add comments to pins '0'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Pin Comments.

#### See Also

**ADD\_COMMENTS** 

ADD COMMENTS TO NETS

ADD DATE TO COMMENT

ADD\_TEXT\_TO\_COMMENT

A Directives

# ADD\_DATE\_TO\_COMMENT

Use this directive to add the date on which a particular comment was added to a design/instance/pin as a note in the generated document schematic.

**Note:** This option works only if the add\_comments directive and either the add\_comments\_to\_instances or add\_comments\_to\_pins directive is already specified in the .cpm file.

### **Syntax**

```
add date to comment <0 or 1>
```

#### **Example**

```
add_date_to_comment '1'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Date.

#### See Also

**ADD COMMENTS** 

ADD\_COMMENTS\_TO\_NETS

ADD COMMENTS TO PINS

ADD TEXT TO COMMENT

**A Directives** 

# ADD\_TEXT\_TO\_COMMENT

Use this directive to indicate that the actual comment added to a design/instance/pin is added as a note in the generated document schematic.

**Note:** This option works only if the add\_comments directive and either the add\_comments\_to\_instances or add\_comments\_to\_pins directive is already specified in the .cpm file.

### **Syntax**

```
add text to comment <0 or 1>
```

#### **Example**

```
add_text_to_comment '1'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Text

#### See Also

**ADD COMMENTS** 

ADD\_COMMENTS\_TO\_NETS

ADD COMMENTS TO PINS

ADD DATE TO COMMENT

A Directives

# ADD\_TIME\_TO\_COMMENT

Use this directive to indicate that the time at which a particular comment was added to design/instance/pin is added as a note in the generated document schematic.

**Note:** This option works only if the add\_comments directive and either the add\_comments\_to\_instances or add\_comments\_to\_pins directive is already specified in the .cpm file.

### **Syntax**

```
add time to comment <0 or 1>
```

#### **Example**

```
add_time_to_comment '0'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Comments — Time

#### See Also

**ADD COMMENTS** 

ADD\_COMMENTS\_TO\_NETS

ADD COMMENTS TO PINS

ADD DATE TO COMMENT

ADD TEXT TO COMMENT

A Directives

# **ALIASBODY**

Using this directive, you can add a symbol to the *Alias* section of the *Special Symbols* bucket.

### **Syntax**

ALIASBODY '<library:cell:view>'

#### where

library	Enter the library name in which you want the symbol to be added.  Enter the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.	
cell		
view	Enter the view name in which you want the symbol to be	

### **Example**

ALIASBODY 'standard.alias:sym\_1'

added.

### **Corresponding UI Option**

# **ALLOW\_4WAY\_JUNCTION**


Controls the creation of a four-way wire intersection.

### **Syntax**

```
ALLOW_4WAY_JUNCTION '1'|'0' where
```

1

Creation of a four-way junction is allowed. This is the default value.



0

Creation of a four-way junction is not allowed.

### **Example**

```
ALLOW_4WAY_JUNCTION '1' ALLOW 4WAY JUNCTION '0'
```

### **Corresponding UI Option for Allegro System Capture**

# ALLOW\_COMP\_OVERLAP

When set to ON, this directive allows you to add, move, or copy a component that overlaps another component's origin. The directive also disables the error message that would indicate an overlap.

#### **Syntax**

ALLOW COMP OVERLAP 'ON' | 'OFF'

### **Example**

ALLOW COMP OVERLAP 'ON'

Corresponding UI Option for Allegro Design Entry HDL

A Directives

## ALLOW\_EMPTY\_LOCK\_FILE

Specifies whether Design Entry HDL should continue when a design has empty lock (.lck) files owned by the design owner. If this directive is ON, empty, design-level .dcf and .xcon lock files are deleted after you perform various operations (e.g., page management) and save your design or save the hierarchy.

**Note:** If DE-HDL exits unexpectedly, empty .dcf or .xcon lock files may remain despite this directive being ON. To remove these stale lock files, use the run\_rstlock command from within DE-HDL.

### **Syntax**

ALLOW EMPTY LOCK FILE 'ON' | 'OFF'

#### **Example**

ALLOW\_EMPTY\_LOCK\_FILE 'ON'

Corresponding UI Option for Allegro Design Entry HDL

## ALLOW\_FOOTPRINT\_COMPATIBILITY\_CHECK

When on, defines whether DE-HDL should check for footprint compatibility between components when components are modified or replaced.

You can define three values for this directive:

- always DE-HDL will always check for footprint compatibility for all components in the design
- inst-define the JEDEC\_TYPE\_CHECK property for symbols or instances that should be checked for footprint compatibility. The value of this property can be set as 1, ON, or TRUE. When modifying or replacing components, only those instances that have this property will be checked for compatible footprints. You can also define compatible footprints using a file named cjedectype.txt. See Design Entry HDL User Guide for details on this file.
- disable DE-HDL will not check whether components have matching footprints

When searching for compatible footprints, DE-HDL finds compatible footprints by matching the source component and target component JEDEC types and ATL\_SYMBOLS.

DE-HDL first searches the instance property for JEDEC and ALT\_SYMBOLS, then PTF properties and then the properties in chips.prt. If you have a cjedectype.txt file in the SITE area, DE-HDL also checks this file for compatible footprints.

#### **Syntax**

ALLOW FOOTPRINT COMPATIBILITY CHECK 'ALWAYS' | 'INST' | 'DISABLE'

#### **Example**

ALLOW FOOTPRINT COMPATIBILITY CHECK 'INST'

#### **Corresponding UI Option**

# **ALLOW\_HFS\_SWAPS**

Set this directive to enable System Capture to swap sections for 'Has fixed size' parts in the back-to-front flow, that is when updating the schematic with the layout changes.

### **Syntax**

ALLOW HFS SWAPS 'ON' | 'OFF'

By default, this directive is set to 'NO'.

### **Example**

ALLOW HFS SWAPS 'ON'

### **Corresponding UI Option**

# ALLOW\_IMPORT\_DESIGN\_AT\_SITE\_UNIT

This directive controls the grid settings and pin-to-pin spacing for the designs being imported into System Capture. By default, this directive is set to NO and the System Capture designs continue to use the same settings as the DE-HDL source designs.

Set this variable to YES to force the import process to follow the settings specified in the site.cpm file.

#### **Syntax**

```
ALLOW_IMPORT_DESIGN_AT_SITE_UNIT = 'NO'
```

By default, this directive is set to 'YES'.

#### **Example**

ALLOW IMPORT DESIGN AT SITE UNIT = 'YES'

## **Corresponding UI Option**

## ALLOW\_IMPORT\_DESIGN\_NUDGE\_OFFGRID\_OBJECTS

This directive controls the import of DE-HDL designs into Allegro System Capture. By default, this directive is set to NO. This means that when the import process finds the design being imported as a block or sheet with different grid settings and pin-to-pin spacing, the import stops. Set this variable to YES to force the import process to adjust or nudge the components or blocks to the destination design's grid settings. When enabled, System Capture:

- Adjusts the placement of components to match the destination design's grid settings.
- Nudges hierarchical block pins
- If a design has symbols with offgrid pins, it is not imported.

#### **Syntax**

```
ALLOW IMPORT DESIGN NUDGE OFFGRID OBJECTS = 'NO'
```

By default, this directive is set to 'YES'.

#### **Example**

ALLOW IMPORT DESIGN NUDGE OFFGRID OBJECTS = 'YES'

#### **Corresponding UI Option**

## ALLOW\_IMPORT\_LIBCELL\_MISMATCH

By default, design or sheet import or paste operations across System Capture projects require the version of the cells in the schematic being pasted or imported to be the same across designs. When circuitry is copied from read-only designs into a working design and the parts are out-of-date in the read-only Part Manager needs to be first run to sync the parts.

However, it is possible to bypass this requirement and paste or import even when the cells across projects do not match.

**Note:** In case of mismatch, the cell in the target is retained and the content being imported is refreshed based on the cell version in the target design.

#### **Syntax**

ALLOW IMPORT LIBCELL MISMATCH 'TRUE' | 'FALSE'

#### **Example**

ALLOW IMPORT LIBCELL MISMATCH 'TRUE'

### **Corresponding UI Option in Allegro System Capture**

Preferences window – Schematic – Component – Part Manager – Allow import or paste even if component cells do not match

# ALLOW\_INCOMPATIBLE\_JEDEC\_TYPE

Set this directive to FALSE to ensure that only parts with compatible footprints can replace an instantiated part. Parts that have matching JEDEC\_TYPE and ATL\_SYMBOLS are referred to as parts with compatible footprints. In this case, if you try to replace or modify a part with another part that has a different footprint, an error message similar to the following is displayed with the relevant PART\_NUMBER and JEDEC\_TYPE:

Error: Cannot replace part '2N4339' (footprint 'SOR23') with part 'RES' (footprint '1206\_T') because the footprints are incompatible. Only parts with compatible footprints can replace each other. Select a part with a compatible footprint then replace the part.

Set this directive to TRUE to allow modification or replacement of parts that have incompatible footprints. In this case, a warning message similar to the following is displayed with the relevant PART\_NUMBER and JEDEC\_TYPE prompting you for confirmation:

Warning: Part '2N4339' (footprint 'SOR23') is being replaced with part 'RES' (footprint '1206\_T'). These footprints are incompatible, do you still want to replace.

For more information about replacing components with different JEDEC\_TYPEs, refer to the *Using Compatible JEDEC TYPEs* section of *Design Variance Tutorial*.

### **Syntax**

ALLOW INCOMPATIBLE JEDEC TYPE 'TRUE' | 'FALSE'

By default, this directive is set to 'TRUE'.

#### Example

ALLOW INCOMPATIBLE JEDEC TYPE 'TRUE'

#### **Corresponding UI Option**

# ALLOW\_PAGE\_LOCKING

Controls the locking of a page. When a user who has write permissions is editing a page in a design, Design Entry HDL locks the page. If a second user opens the same page for editing, Design Entry HDL displays a message that the page is locked by the first user and that the second user cannot save any changes made in the page. Design Entry HDL creates a lock file called page<n>\_csb.lck in the schematic view when you open a schematic page.

### **Syntax**

ALLOW PAGE LOCKING 'ON' | 'OFF'

#### **Example**

ALLOW PAGE LOCKING 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

A Directives

# ALLOW\_PINTEXT\_SWAP

By default, pin swaps received from back-end or performed on the schematic swap only pin numbers assigned to the pins. When this directive set to ON, both pin names and pin numbers assigned to the pins are swapped. This directive applies to DE-HDL and Allegro System Capture.

95

### **Syntax**

ALLOW PINTEXT SWAP 'ON|OFF'

#### **Example**

ALLOW PINTEXT SWAP 'ON'

### **Corresponding UI Option**

A Directives

## ALLOW\_POWER\_PINS

Controls the overwriting of existing POWER\_PINS property on an instance. Use this directive if you want the properties in the chips.prt file to take priority.

The ALLOW\_POWER\_PINS directive can also be used in System Connectivity Manager to display power pins in the Component Connectivity pane-.

### **Syntax**

ALLOW\_POWER\_PINS 'ON'|'OFF'

where

ON The POWER\_PINS properties can be edited from the Assign

Power Pins dialog box. This is the default value.

OFF You cannot edit the POWER\_PINS property from the Assign

Power Pins dialog box.

Design Entry HDL reads the POWER\_PINS properties only from the chips.prt file and POWER\_GROUP property from the instance. If POWER\_PINS and NC\_PINS properties are present on the instance, an error message is flagged that, because the ALLOW\_POWER\_PINS directive is set to OFF, POWER\_PINS, NC\_PINS, MERGE\_POWER\_PINS, and MERGE\_NC\_PINS will not be read from or assigned to the

instance.

### Example

ALLOW POWER PINS 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Design Entry HDL — Text — Assign Power Pins

#### **Corresponding UI Option for System Connectivity Manager**

## ALLOW\_PROP\_ILLEGAL\_OBJECT

This directive allows any default property definitions to be added to any object in the schematic regardless of the validity of the property. For example, you can add the PACK\_TYPE property to a wire. The directive is ON by default and is in the START\_NETLIST section of a .cpm file.

If you want to restrict properties from being incorrectly added to an object, set this directive to OFF. Doing so will generate information message in the *Command Console* window whenever you add an incorrect property to any object and save the design. The message type cannot be changed.

When this directive is set to OFF, incorrect properties added to objects are not added to the netlist.

**Note:** Even if you set this directive to OFF, user-defined properties that are incorrectly added to objects will be ignored. For example, if you add a property such as USER\_PIN\_PROP to a wire, it will not be flagged.

### **Syntax**

ALLOW\_PROP\_ILLEGAL\_OBJECT 'ON'|'OFF'

#### **Example**

ALLOW PROP ILLEGAL OBJECT 'OFF'

#### Corresponding UI Option for Allegro Design Entry HDL

# ALLOW\_PROP\_ON\_PROP

When this directive is set to ON, it allows you to add a property to another property (for example, SIG\_NAME).

### **Syntax**

ALLOW PROP ON PROP 'ON' | 'OFF'

### **Example**

ALLOW\_PROP\_ON\_PROP 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

# **ALLOW\_PROPERTY\_LOCKING**

Controls the locking and unlocking of the key properties in the schematic.

### **Syntax**

ALLOW PROPERTY LOCKING 'ON' | 'OFF'

### **Example**

ALLOW\_PROPERTY\_LOCKING 'OFF'

### **Corresponding UI Option for Allegro Design Entry HDL**

# ALLOW\_PTFVALUE\_INITIAL\_BLANKS

Specifies whether the *initial blanks* in the ptf value in a ptf row will be preserved while loading/comparing ptf properties.

### **Syntax**

ALLOW PTFVALUE INITIAL BLANKS 'ON' | 'OFF'

### **Example**

ALLOW\_PTFVALUE\_INITIAL\_BLANKS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

# ALLOW\_SINGLE\_NAVLINK\_PER\_PAGE

Consolidates the duplicate values of the navigation links and shows a single entry for the same.

### **Syntax**

ALLOW SINGLE NAVLINK PER PAGE 'TRUE' | 'FALSE'

### **Example**

ALLOW\_SINGLE\_NAVLINK\_PER\_PAGE 'TRUE'

### **Corresponding UI Option for Allegro Design Entry HDL**

## ALLOWED\_ALTERNATE\_PART\_PROP

Set this directive if you want a part to be replaced or modified only with specific components from the library.

The value of this directive must be a property, such as PART\_NUMBER or VALUE, on the basis of which a part can be replaced. The value of the property is specified in the ALLOWED\_ALT\_PARTS attribute, which is added to the part to be replaced. In the *Value* column of the *Attributes* dialog, for the ALLOWED\_ALT\_PARTS attribute, you need to specify one or more of the values of the property you defined in the ALLOWED\_ALTERNATE\_PART\_PROP directive.

The values of the property you define in the ALLOWED\_ALTERNATE\_PART\_PROP directive can be a comma-separated list of values. You can use an asterisk (\*) and question mark (?) as characters in the list. For more information on ALLOWED\_ALT\_PARTS, refer to the <u>ALLOWED\_ALT\_PARTS</u> section of <u>Allegro Platform Properties Reference</u>.

For example, if you want a part with part number QD-000045-00 to be replaced or modified only with parts QD-000295-30, QD-000077-00, or QD-000372-00, set the value of this directive to PART\_NUMBER. You must also add the ALLOWED\_ALT\_PARTS attribute to part QD-000045-00 with its value as QD-000295-30, QD-000077-00, QD-000372-00.

Design Entry HDL checks and replaces a part only if its property value matches with any one of the property values of parts specified in the ALLOWED ALT PARTS attribute.

### **Syntax**

ALLOWED\_ALTERNATE\_PART\_PROP '<part\_property\_name>'

where

part\_property\_name Any part property name

#### Example

ALLOWED\_ALTERNATE\_PART\_PROP 'PART\_NUMBER'

### Corresponding UI Option for Allegro Design Entry HDL

A Directives

# ALTERNATE\_FILL\_COLOR

Sets the alternate fill color to be used for block arrows.

### **Syntax**

ALTERNATE\_FILL\_COLOR '<fill\_color>'

fill_color	The default fill color for block arrows. The value can be specified as a hex color code or the name of the color. For example, you can specify, '#FFFFFFF' or 'WHITE' to represent white.
	The default value is '#000000' (Black).

### **Examples**

```
ALTERNATE_FILL_COLOR 'BLACK'
ALTERNATE_FILL_COLOR '#000000'
```

### **ANNOTATE**

The ANNOTATE directive controls the type of property information backannotated to the schematic by using the pstback.dat file.

### **Syntax**

ANNOTATE on | off | option [, option]...;

on	Lets you backannotate body, pin, and net information.		
off	Does not generate the backannotation file, pstback.dat. If ANNOTATE directive is set to OFF, the backannotation files will not be generated even if the <i>Backannotate Packaging Properties to Schematic Canvas</i> option is selected in the Export Physical dialog box.		
option	Backannotates the following types of physical information:		
	■ body - Reference designators and body properties		
	■ pin - Pin numbers and pin properties		
	■ net - Net properties		
	This option is for scalar nets only. We do not recommend backannotating net properties. Packager-XL has no way of determining the source of a net property; therefore, backannotated properties are placed on every occurrence of a net.		
phys_net_name	Represents the physical net names used in the board.		

The default value for the ANNOTATE property is both body and pin options. Body, net, and pin properties are backannotated only when their value in the state file is different from their value in the schematic. Structured parts and hierarchical modules that are used more than once are not included in the backannotation file.

### **Example**

ANNOTATE pin;

A Directives

^		^
COPPOSI	nandina	III ( )ntion
CULICS	JUHUHU	<b>UI</b> Option

A Directives

## ANNOTATE\_ALL\_PROPS

Set this directive if you want to annotate all Library Part properties (PTF properties) on the part instance in the design. When the value of the property is ON, all the library properties are annotated on the instance The properties if included in ppt option set are added to the design based on the annotation settings in the PPT option set. Any properties not included in PPT Option set are added as invisible properties on the instance.

When this directive is set to ON/TRUE/1, Physical Netlist is generated based on the annotated property set and the parts in the design are not checked to the reference library parts. This might result in a situation where the design has Part Manager mismatches but Export to PCB Layout still works without reporting any errors. To avoid such a scenario, run Part manager on the schematic design whenever ANNOTATE\_ALL\_PROPS is set to ON before running *Export to PCB Layout* command.

### **Syntax**

annotate\_all\_props'<bool>'
where

BOOL On | True | 1

Off | False | 0

#### **Example**

ANNOTATE\_ALL\_PROPS'ON'

### Corresponding UI Option for Allegro System Capture

# ANNOTATE\_GLOBAL\_PTF\_PROPS

Set this directive to import global PTF properties from DE-HDL designs to System Capture designs. When this directive is enabled, properties are imported and any potential loss of discretes, XNets, or constraints is avoided.

By default, this directive is set to false. For designs that depend on global PTF properties for identifying discrete, this might result in loss of XNets and related constraints.

**Note:** When enabled, parts may get flagged as auto-sync in Part Manager because adding the annotations is treated as a library change in System Capture.

#### **Syntax**

```
ANNOTATE_GLOBAL_PTF_PROPS '<BOOL>'
where,
BOOL On | True | 1
```

Off | False | 0

#### **Example**

ANNOTATE\_GLOBAL\_PTF\_PROPS 'true'

## ANNOTATE\_PART\_NAME

Annotates single primitive parts with the PART\_NAME property. Add this directive to the project or site level . cpm file and all the parts will annotate the PART\_NAME value in all cases.



Selectively turning off this directive is not recommended as there could be problems for existing parts that are modified or changed. The changed parts may not update with the PART\_NAME and cause the packager to fail. Use this directive only if you always intend to annotate the PART\_NAME in all cases.

#### **Syntax**

ANNOTATE PART NAME 'TRUE' | 'FALSE'

### **Example**

ANNOTATE PART NAME 'TRUE'

**Corresponding UI Option for Allegro Design Entry HDL** 

# APPLY\_<OBJECT>\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on the specified object type.

#### **Syntax**

```
APPLY <OBJECT> STYLE 'TRUE' | 'FALSE'
```

OBJECT

Represents the object type for which the directive is set.

#### **Example**

```
APPLY_INST_STYLE 'TRUE'

APPLY_PIN_STYLE 'TRUE'

APPLY_BUS_STYLE 'TRUE'

APPLY_RAT_STYLE 'FALSE'

APPLY_ROUTE_STYLE 'TRUE'

APPLY_NOTE_STYLE 'FALSE'

APPLY_PROPERTY_STYLE 'TRUE'

APPLY_OCC_PROPERTY_STYLE 'FALSE'

APPLY_RICH_NOTE_STYLE 'TRUE'

APPLY_SIMPLE_NOTE_STYLE 'FALSE'

APPLY_GRAPHIC_BLOCK_STYLE 'TRUE'

APPLY_GRAPHIC_CONNECTOR_STYLE 'FALSE'
```

# APPLY\_NAVLINKS\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on navigation links.

### **Syntax**

APPLY NAVLINKS STYLE 'TRUE' | 'FALSE'

The default value is TRUE.

## **Examples**

APPLY NAVLINKS STYLE 'TRUE'

# APPLY\_NETGROUP\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on netgroups.

## **Syntax**

APPLY NETGROUP STYLE 'TRUE' | 'FALSE'

The default value is TRUE.

## **Examples**

APPLY\_NETGROUP\_STYLE 'TRUE'

# APPLY\_TABLE\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on tables.

## **Syntax**

APPLY\_TABLE\_STYLE 'TRUE'|'FALSE'

The default value is TRUE.

### **Examples**

APPLY\_TABLE\_STYLE 'TRUE'

# APPLY\_VARIANT\_INST\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on variant instances.

### **Syntax**

APPLY VARIANT INST STYLE 'TRUE' | 'FALSE'

The default value is TRUE.

## **Examples**

APPLY VARIANT INST STYLE 'TRUE'

# APPLY\_VARIANT\_PROPERTY\_STYLE

Controls whether to apply formatting styles defined by various CPM directives on variant properties.

### **Syntax**

APPLY VARIANT PROPERTY STYLE 'TRUE' | 'FALSE'

The default value is TRUE.

## **Examples**

APPLY VARIANT PROPERTY STYLE 'TRUE'

A Directives

# ARC\_COLOR

Changes the default arc color to the specified value.

#### **Syntax**

```
ARC_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

#### **Example**

ARC COLOR 'yellow'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Arc

#### See Also

- BACKGROUND COLOR
- DOT COLOR
- NOTE\_COLOR
- HIGHLIGHT COLOR
- PROP COLOR
- SYMBOL\_COLOR
- WIRE COLOR

# ASK\_RENAME\_SIGNAME\_OPTION

When this directive is set to ON, and a user tries to change a net name, Design Entry HDL prompts users to confirm whether they want to change the name only for the instance, or rename the net across the design.

You can change a net name for one instance or change it across a design. To change a net name for one instance only, select the net text and choose Text — Change, or right-click and choose Change, or use the Attributes form. When you change a net name for one instance, it is equivalent to deleting the net name and re-adding it, which deletes the constraints on the net. The constraints on that the net whose name you changed are reset to the default.

When you rename a net across a design, the changed net name is propagated across the design and the constraint information is preserved. Choose the *Rename Signal* option to change a net name across a design.

Use the ASK\_RENAME\_SIGNAME\_OPTION directive if you often use methods other than the *Rename Signal* option to rename a net, even when you wanted to rename a net across a design.

#### **Syntax**

ASK RENAME SIGNAME OPTION 'ON' | 'OFF'

#### **Example**

ASK RENAME SIGNAME OPTION 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

# ASSOC\_PARENT\_PIN\_SPACING

Use this directive to specify the spacing between the pins of associated components and the parent pin.

### **Syntax**

assoc parent pin spacing '<spacing distance>'

### **Example**

assoc parent pin spacing '200mil'

## **Corresponding UI Option for System Connectivity Manager**

A Directives

## **ATTRIBUTEDATATOOLFORM**

Displays the Model Tree for components and nets in the published PDF document. The Model Tree provides you with an easier way of viewing object properties. You need to add decimal values corresponding to the component (decimal value 2) and or the net (decimal value 4) to set the ATTRIBUTEDATATOOLFORM directive.

#### **Syntax**

ATTRIBUTEDATATOOLFORM '<decimal value>'

#### **Example**

ATTRIBUTEDATATOOLFORM '6'

#### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Export Attribute form in PDF File — Attribute Form — Data Tool check box

#### See Also

**ATTRIBUTEJAVAFORM** 

## **ATTRIBUTEFILTER**

Using this directive, you can specify property names which you do not want to export to the published PDF document. This way you can filter out unwanted properties from being exported to the published PDF document.

Filtered attributes are not visible in the Attribute dialog box of a part, net, or pin in a published PDF document. For example, if you decide to exclude the SIG\_NAME, and SIGNAL\_MODEL properties from the published PDF document, the following line is added:

```
START_PDF

ATTRIBUTEFILTER 'SIG_NAME' 'SIGNAL_MODEL'

END_PDF
```

#### **Syntax**

ATTRIBUTEFILTER '<Attribute>'|'<Attribute>'|'<Attribute>'|'<Attribute>'|'

## **Example**

ATTRIBUTEFILTER 'SIG\_NAME''SIGNAL\_MODEL'

## **Corresponding UI Option in Design Entry HDL**

- File Publish PDF Setup PDF General Attribute Filter
- Tools Options PDF General Attribute Filter

## **ATTRIBUTEJAVAFORM**

Displays the Attribute form for various schematic objects in the published PDF document. You need to add decimal values corresponding to the component (decimal value 2), net (decimal value 4), and pin (decimal value 8) to set the ATTRIBUTEJAVAFORM directive.

#### **Syntax**

ATTRIBUTEJAVAFORM '<decimal value>'

#### **Example**

ATTRIBUTEJAVAFORM '14'

#### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Export Attribute form in PDF File — Attribute Form — Java check box

#### See Also

**ATTRIBUTEDATATOOLFORM** 

# ATTRIBUTES\_DIR

Sets the path for the location of attribute files. The default attribute file, *allegro\_net.att* is located at \$CDS\_INST\_DIR/tools/fet/concept/attributes.

#### **Syntax**

```
where

path is the path to the directory containing the attributes file (.att).
```

#### **Example**

ATTRIBUTES\_DIR '\$CDS\_INST\_DIR/tools/fet/concept/attributes'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Paths page — Input Paths — Attribute Directory

#### See Also

- CATPATH
- INPUT SCRIPT
- PPT OPTIONSET PATH

# AUDIT\_DISALLOW\_WAIVE

Defines the report type of the violations that cannot be waived during an audit analysis.

## **Syntax**

AUDIT\_DISALLOW\_WAIVE '<Report Type>'

### **Example**

AUDIT\_DISALLOW\_WAIVE 'FATAL'

### **Corresponding UI Option in Allegro System Capture**

# AUDIT\_DISALLOW\_WAIVE\_RULES

Defines the rules that cannot be waived during schematic audit analysis.

## **Syntax**

AUDIT\_DISALLOW\_WAIVE\_RULES '<Audit Rule Name>'

### **Example**

AUDIT\_DISALLOW\_WAIVE\_RULES 'floatingResistor'

### **Corresponding UI Option in Allegro System Capture**

# **AUDIT\_ERROR**

Defines the report type of the specified rules as ERROR.

### **Syntax**

AUDIT\_ERROR '<Audit Rule Name>'

### **Example**

AUDIT\_ERROR 'DPPinsPolarityMismatch' 'DPNetPinPolarityMismatch' 'DPNetUnconnected' 'DPNetSingleNodeNet' 'floatingBJT'

### **Corresponding UI Option in Allegro System Capture**

# **AUDIT\_FATAL**

Defines the report type of the specified rules as FATAL. In shared designs, project owners and designers with *Edit* permission for the design can modify the report type.

### **Syntax**

AUDIT\_FATAL '<Audit Rule Name>'

### **Example**

AUDIT\_FATAL 'Differential pair net polarity mismatch'

## **Corresponding UI Option in Allegro System Capture**

A Directives

# **AUDIT\_INFO**

Defines the report type of the specified rules as INFO.

#### **Syntax**

AUDIT\_INFO '<Audit Rule Name>'

#### **Example**

AUDIT\_INFO 'asymmFunctionMissing' 'jedecMissing' 'unconnectedNet' 'singleNodeNet' 'powerNetMissingBypassCapacitor' 'ICOutputPinMissingVohVol' 'netWithBothPulledUpAndPulledDownResistors'

For details on audit rules, refer to *List of Rules for Schematic Audit*.

#### **Corresponding UI Option in Allegro System Capture**

# **AUDIT\_WARNING**

Defines the report type of the specified rules as WARNING.

### **Syntax**

AUDIT\_WARNING '<Audit Rule Name>'

### **Example**

AUDIT\_WARNING 'highPullUpValue' 'highPullDownValue' 'lowPullUpValue' 'lowPullDownValue' 'unrecognisedDevice'

## **Corresponding UI Option in Allegro System Capture**

# **AUTO\_CONNECT\_DPLEG**

Use this directive to ensure that when you connect one member net of a differential pair signal to a differential pair pin, the second member net automatically gets connected to the unconnected pin of a differential pair pin.

#### **Syntax**

auto connect dpleg 'ON|OFF'

#### **Example**

auto connect dpleg 'ON'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Differential Pairs — Auto Connect differential pairs in connectivity panes

**A Directives** 

# auto\_fix\_ptf

Fixes the autofixable PTF row (corresponding to the cell selected in the *Cell/Block Details* pane) if the *Update* button is clicked.

This directive can be used with the following directives:

- □ sync\_properties
- □ auto\_update\_minor\_ptf when set to TRUE

#### **Syntax**

```
auto fix ptf 'TRUE' | 'FALSE'
```

#### Example

```
auto fix ptf 'TRUE'
```

### **Corresponding UI Option**

None

#### See Also

sync properties

auto update minor ptf

# auto\_load\_schematic\_instances

Loads all the schematic instances and their reference designators (when set to  $\mathit{TRUE}$ ) in the Schematic Instances area.

130

### Syntax

```
auto load schematic instances 'TRUE' | 'FALSE'
```

### Example

auto\_load\_schematic\_instances 'TRUE'

## **Corresponding UI Option**

A Directives

# **AUTO\_NAMEONBUS\_BITS**

Controls automatic naming of bus bits.

## **Syntax**

```
AUTO_NETNAMEONBUS_BITS 'YES'|'NO' where,
```

YES Netnames automatically appear on bus bits. This is the default

value.

NO Bus bits are not named automatically.

### **Example**

```
AUTO_NETNAMEONBUS_BITS 'YES'
AUTO NETNAMEONBUS BITS 'NO'
```

A Directives

# **AUTO\_NETNAMEON\_POWERNET**

Controls automatic naming of a power net.

## **Syntax**

```
AUTO_NETNAMEON_POWERNET 'YES'|'NO'
```

where

YES Netnames automatically appears on power nets. This is the

default value.

NO Power nets are not shown automatically.

### **Example**

```
AUTO_NETNAMEON_POWERNET 'YES'
AUTO_NETNAMEON_POWERNET 'NO'
```

# **AUTO\_SIGNAME\_LOC**

Sets the location of the net name after it is displayed on a wire/bus connected between pins.

#### **Syntax**

```
AUTO_SIGNAME_LOC 'DRIVER'|'RECEIVER' where,
```

DRIVER Indicates that the signal name will be displayed near the out-

pin.

RECEIVER Indicates that the signal name will be displayed near the in-pin.

#### **Example**

```
AUTO_SIGNAME_LOC 'DRIVER'
AUTO_SIGNAME_LOC 'RECEIVER'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - Default Net Name Location

# AUTO\_UPDATE\_DEFAULT\_MODELS

When replacing or modifying a component in DE HDL, the default signal models associated with the component are automatically updated if this directive is ON.

### **Syntax**

AUTO UPDATE DEFAULT MODELS 'ON' | 'OFF'

#### **Example**

AUTO\_UPDATE\_DEFAULT\_MODELS 'OFF'

## **Corresponding UI Option for Allegro Design Entry HDL**

# auto\_update\_minor\_cell

Automatically updates the cells that have minor differences when the *Update* button is clicked.

### Syntax

```
auto update minor cell 'TRUE' | 'FALSE'
```

### Example

auto update minor cell 'TRUE'

## **Corresponding UI Option**

# auto\_update\_minor\_ptf

If instantiated parts in a design project/cache have been modified by the librarian in the reference library, when you load the project in Flow Manager, LRM indicates the status of these parts as *Need Manual Update* and *Injected Header Mismatch*.

Rather than update these parts by selecting each required part table row in LRM, you can use the auto\_update\_minor\_ptf directive.

- When set to TRUE, LRM auto-matches reference library parts whose key properties match parts in the design/cache but whose injected property values do not match. You can select the part rows using the check box, and click *Update*. If the auto\_fix\_ptf directive is also set to TRUE, LRM updates the part table rows only if there are injected property value mismatches. LRM will not update injected header or key differences.
- When the directive is set to FALSE, you will need to manually update the parts by rightclicking and selecting *Replace with* to update the cached parts with the ones from the reference library.
- When set to AUTO, LRM automatically updates the injected property and injected header differences. However, if any part has key and injected property differences, LRM will not auto-update the mismatch.

#### Note the following:

- The auto\_update\_minor\_ptf directive can also be used when you do not want to auto-update part table rows but want to use the auto-update feature with the sync\_properties directive.
- If both auto\_update\_minor\_ptf and check\_injected\_order are set to TRUE, LRM considers both directives when updating the mismatches.
- If you do not want LRM to auto-update certain injected property mismatches, you can specify those properties using the exclude\_autoupdate\_props directive.

#### **Syntax**

```
auto update minor ptf 'TRUE' | 'FALSE' | 'AUTO'
```

### Example

```
auto_update_minor_ptf 'TRUE'
```

A Directives

## **Corresponding UI Option**

None

See Also

auto\_fix\_ptf

sync properties

137

# AUTO\_UPDATE\_PARTS\_ON\_START

Set this directive to TRUE, if you want Part Manager to automatically synchronize the design cache and reference libraries when a design is loaded.

#### **Syntax**

```
AUTO_UPDATE_PARTS_ON_START 'TRUE'|'FALSE'
```

The default value is FALSE.

#### **Example**

AUTO UPDATE PARTS\_ON\_START 'FALSE'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Component - Auto Update Parts

# auto\_update\_schematic

Updates schematic instances (when set to TRUE) with the changes made using Library Revision Manager if the *Update* button is clicked.

### **Syntax**

```
auto update schematic 'TRUE' | 'FALSE'
```

### Example

auto update schematic 'TRUE'

## **Corresponding UI Option**

A Directives

# **AUTO\_XNETS\_USING\_GATES**

Using this directive you can define XNet creation mode.

## **Syntax**

AUTO XNETS USING GATES 'ON' | 'OFF'

ON	Automatic XNets mode is enabled. In this mode, XNets are created automatically between pins of a discrete device.
	This is the default value.
OFF	Manual XNets mode is enabled. In this mode, XNets are not automatically created between the pins of a discrete device.

## **Example**

AUTO\_XNETS\_USING\_GATES 'ON'

## **Corresponding UI Option**

A Directives

# **AUTODOT**

Automatically displays dots at wire connections.

## **Syntax**

AUTODOT 'ON' | 'OFF'

### **Example**

AUTODOT 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Dots — Auto Dot At Intersection

A Directives

## **AUTOHEAVY**

Automatically thickens a wire when you attach a bus signal name to it.

## **Syntax**

AUTOHEAVY 'ON' | 'OFF'

### **Example**

AUTOHEAVY 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Wires — Auto Heavy If Busname

#### See Also

<u>AUTOROUTE</u>

A Directives

### **AUTOPAN**

Enables panning behavior that lets you move the window over the drawing, rather than move the drawing inside the window.

#### **Syntax**

AUTOPAN 'ON' | 'OFF'

#### **Example**

AUTOPAN 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Window Autopan

A Directives

### **AUTOPATH**

Automatically attaches the PATH property to an added part.

#### **Syntax**

AUTOPATH 'ON' | 'OFF'

#### **Example**

AUTOPATH 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Text: Properties — Autopath Properties On Components

# Allegro Front-End CPM Directive Reference Guide A Directives

### **AUTOROUTE**

Automatically routes a wire around objects when you move a component in the drawing.

#### **Syntax**

AUTOROUTE 'ON' | 'OFF'

#### **Example**

AUTOROUTE 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Wires — Auto Route On Move

#### See Also

**AUTOHEAVY** 

# Allegro Front-End CPM Directive Reference Guide A Directives

### **AUTOSIZE\_MARGIN**

Using this directive extends the PDF page as needed, which helps you print schematics that are larger than one printed page. If you specify this directive, the width and height of the page, and the left, right, top, and bottom margins, as also the scaling factor are calculated by default.

The printer paper size is not changed when you use Auto Size, but there will be page breaks when you print the diagram.

#### **Syntax**

AUTOSIZE MARGIN '<ON|OFF>'

#### **Example**

AUTOSIZE MARGIN 'ON'

#### **Corresponding UI Option for Design Entry HDL**

File —Publish PDF — Setup — PDF — PageSetup — Paper Size

4

## **B** Directives

This chapter lists the CPM directives that start with  $\[Bar{B}$  and are used in the cpm files for all frontend products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**B** Directives

### **B2F\_OVERWRITE\_CONSTRAINTS**

The B2F\_OVERWRITE\_CONSTRAINTS directive is used in Allegro System Capture and Packager-XL. This directive controls how constraints are synchronized during the back to front flow.

If this directive is set to ON, all the constraints in the logic design are overwritten by the constraints propagated from the physical layout.

If this directive is set to OFF, constraints from the physical layout are merged into the logic design using the Changes Only mode. This means that only those constraints that have been modified in the physical layout since the last synchronization between the layout and the logic design are transferred from the layout to the logic design. Constraints that have been updated in the logic design since the last synchronization are not updated in the back to front flow. This allows users to capture constraints in the layout and the logic design concurrently with no loss of data.

If this directive is set in the .cpm file, the  $overwrite_constraints$  directive is ignored during the back to front flow.

You can also lock the directive at the site level. This ensures that if changes are being made simultaneously in the layout and the logic design, then the logic design changes are not overwritten.

```
START_PKGRXL_CONTROL_SETTINGS
B2F_OVERWRITE_CONSTRAINTS 'LOCK'
END PKGRXL CONTROL SETTINGS
```

#### **Syntax**

```
B2F OVERWRITE CONSTRAINTS 'ON' | 'OFF'
```

#### Example

```
START_PKGRXL

B2F_OVERWRITE_CONSTRAINTS 'ON'
END PKGRXL
```

#### Corresponding UI Option for Allegro System Capture

**B** Directives

**Corresponding UI Option for Design Entry HDL** 

# Allegro Front-End CPM Directive Reference Guide B Directives

### BACKANNOTATE\_FEEDBACK

This directive corresponds to the *Backannotate Packaging Properties to Schematic Canvas* check box in the Import Physical dialog.

When the value of this directive is set to 'YES', the packaging properties of the design are backannotated to the schematic while running Import Physical (Feedback mode).

#### **Syntax**

BACKANNOTATE\_FEEDBACK 'YES' | 'NO' | 'ON' | 'OFF' | '1' | '0'

#### **Example**

BACKANNOTATE FEEDBACK 'YES'

#### **Corresponding UI Option for Design Entry HDL**

File —Import Physical — Import Physical dialog — Backannotate Packaging Properties to Schematic Canvas check box

4

# Allegro Front-End CPM Directive Reference Guide B Directives

### BACKANNOTATE\_FORWARD

This directive corresponds to the *BackAnnotate Packaging Properties to Schematic Canvas* check box in the Export Physical dialog.

When the value of this directive is set to 'YES', the packaging properties of the design are backannotated to the schematic while running Export Physical (Forward mode).

#### **Syntax**

BACKANNOTATE\_FORWARD 'YES' | 'NO' | 'ON' | 'OFF' | '1' | '0'

#### **Example**

BACKANNOTATE\_FORWARD 'YES'

#### **Corresponding UI Option for Design Entry HDL**

File —Export Physical — Export Physical dialog — Backannotate Packaging Properties to Schematic Canvas check box

**B** Directives

### **BACKGROUND\_COLOR**

Using this directive, you can change the default color for the drawing area in Allegro Design Entry HDL and in Allegro System Capture.

#### **Syntax**

BACKGROUND\_COLOR '<color>'
where

white	black	gray
dark_gray	yellow	red
blue	magenta	cyan
salmon	lime_green	brown
peach	brick_red	pink
red_violet	steel_blue	blue_violet
blue_green	green_blue	violet
violet_blue	violet_red	green
yellow_green	mustard	yellow_orange
orange	orange_red	orange_yellow
red_orange		
	dark_gray blue salmon peach red_violet blue_green violet_blue yellow_green orange	dark_gray yellow blue magenta salmon lime_green peach brick_red red_violet steel_blue blue_green green_blue violet_blue violet_red yellow_green mustard orange orange_red

#### **Example**

BACKGROUND COLOR 'BLACK'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Background Color

#### See Also

ARC\_COLOR

**B** Directives

- HIGHLIGHT COLOR
- DOT\_COLOR
- SYMBOL\_COLOR
- WIRE COLOR

# Allegro Front-End CPM Directive Reference Guide B Directives

### **BASE\_NET\_OVERLAY**

This directive controls the display of additional text on the base net names in a System Capture design. The suffix for the winning net name is called a text overlay and can be customized using the EXPLICIT\_BASE\_NET\_IDENTIFIER directive.

#### **Syntax**

BASE\_NET\_OVERLAY 'ON' | 'OFF'

#### **Example**

BASE\_NET\_OVERLAY 'ON''

#### **Corresponding UI Option for Allegro System Capture**

None

#### See Also

EXPLICIT BASE NET IDENTIFIER

# Allegro Front-End CPM Directive Reference Guide B Directives

### **BASENET\_OMIT\_SYNONYM**

Omits the synonym column in the base net report and schematic reports. Depending upon number of synonyms attached to a base signal, multiple rows appear in the base net report. the synonym columns are not displayed and all location values are listed in the same row as the base signal name. This formatting is especially beneficial in schematic reports as it saves space.

By default, the BASENET\_OMIT\_SYNONYM directive is set to OFF, which results in displaying of synonyms information corresponding to base signals.

#### Value

BASENET OMIT SYNONYM 'ON' | 'OFF'

#### **Example**

BASENET\_OMIT\_SYNONYM 'ON'

#### **Corresponding UI Option**

**B** Directives

### **BBOX\_COLOR**

Use this directive to specify the color of the bounding box in the generated document schematic.

#### **Syntax**

bbox color <color>

The valid values are: Red, Blue, Green, Yellow, Orange, Salmon, Violet, Brown, Skyblue, White, Peach, Pink, Purple, Aqua, Gray, and Mono.

#### **Example**

bbox color 'Pink'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Colors — Bounding Box Color

#### See Also

**ADD BBOX** 

**B** Directives

### BBOX\_SHOWN\_ON\_FONT\_MOVE

The Design Entry HDL environment, by design, provides support for vector fonts. You can use TrueType fonts to display and distinguish between different types of text objects in a design.

When you move text objects while using True Type fonts, the text is attached to the cursor and is displayed in a vector font. As the width of TrueType and vector fonts is different, it can sometimes be difficult to read.

Using this directive ensures that when moving the text, the bounding box displayed is according to the width of the True Type font. This provides you with an accurate idea of the text width and ensures that there is no overlap after the text is placed on the schematic.

#### **Syntax**

```
BBOX SHOWN ON FONT MOVE 'ON' | 'OFF' 'TRUE' | 'FALSE'
```

#### **Example**

BBOX SHOWN ON FONT MOVE 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

**B** Directives

#### **BLACKANDWHITEPDF**

Generates a black and white PDF with Data tool and JavaScript support. On printing, the PDF will print in black and white as well.

#### **Syntax**

BLACKANDWHITEPDF '0'|'1'

#### **Example**

BLACKANDWHITEPDF '0'

#### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — Advanced — Publish in — Black&White

#### See Also

**PRINTLAYER** 

**B** Directives

### **BLOCK\_DIAGRAM\_CELL**

Use this directive to specify the cell in which the schematic of the block diagram to be included in the generated document schematic is saved.

**Note:** This option works only if the add\_block\_diagram directive is set to 1 or TRUE.

#### **Syntax**

block diagram cell <cell name>

#### **Example**

block diagram cell 'ABLK'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — General — Include Block Diagram — Cell.

#### See Also

ADD\_BLOCK\_DIAGRAM

**BLOCK DIAGRAM LIB** 

**B** Directives

### **BLOCK\_DIAGRAM\_LIB**

Use this directive to specify the library in which the schematic of the block diagram to be included in the generated document schematic is saved.

**Note:** This option works only if the add\_block\_diagram directive is set to 1 or TRUE.

#### **Syntax**

block diagram lib <library>

#### **Example**

block diagram lib 'block'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — General — Include Block Diagram — Library.

#### See Also

ADD\_BLOCK\_DIAGRAM

BLOCK DIAGRAM CELL

# Allegro Front-End CPM Directive Reference Guide B Directives

### **BLOCK\_PIN\_SHAPE\_MINIMUMPINSPACING**

Use this directive to specify the pin-to-pin spacing for hierarchical block symbols in Allegro System Capture. This directive value can only take integer values. The actual grid spacing is twice of the directive value set. For example, when

BLOCK\_PIN\_SHAPE\_MINIMUMPINSPACING is set to 2, the actual pin-to-pin grid spacing is 4 for newly added pins after symbol regeneration.

#### **Syntax**

BLOCK PIN SHAPE MINIMUMPINSPACING '<spacing distance>'

#### **Example**

BLOCK\_PIN\_SHAPE\_MINIMUMPINSPACING '2'

#### **Corresponding UI Option**

### BLOCK\_REF\_DES\_PATTERN

Using this directive you can define custom pattern for reference designator in the *Packaging Options for Block* dialog when adding a block instance on the schematic.


#### **Syntax**

```
BLOCK REF DES PATTERN < '($pattern1) ($pattern2) ($pattern3) '>
```

#### **Example**

```
BLOCK_REF_DES_PATTERN '($USER_PREFIX)($USER_STRING)($USER_SUFFIX)'
```

If the above value is specified, the *Pattern* section of the *Packaging Options for Block* dialog appears as shown in the following figure:



If USER\_STRING is specified as 2, USER\_PREFIX is A\_ and USER\_SUFFIX is \_B, the RefDes changes from U10 to A\_U210\_B.

#### **Corresponding UI Option**

**B** Directives

### **BLOCK\_TITLE\_TOP**

When a new block is created, by default, Design Entry HDL places its default name at the top of the block then draws a line below it. Use this directive in the START\_CONCEPTHDL section to stop the line under the block title section from being created when you create a new block. The directive will not apply to existing blocks and only works for new blocks.

When working with blocks generated by Genview, there are times when moving block pins or resizing a block by stretching it deletes the line below the block name. Other issues might occur such as the line separating the title section from the rest of the block shorting two pins. For such issues, this directive can be used as a workaround.

#### **Syntax**

BLOCK TITLE TOP 'ON' | 'OFF'

#### **Example**

BLOCK\_TITLE\_TOP 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

# Allegro Front-End CPM Directive Reference Guide B Directives

### **BOM\_FOLDER**

Using this directive, you can specify the location where you want the BOM files to be generated.

#### **Syntax**

```
BOM_FOLDER '<directory>'
    where
```

<directory>

Specify the path where you want the BOM files to be generated.

#### **Example**

BOM FOLDER 'C:\Designs'

#### **Corresponding UI Option**

**B** Directives

### BUS\_TAP\_SYMBOL\_ROT<angle>

Controls the rotation of the given bus tap symbol by a specified angle.

#### **Syntax**

```
where,

angle Indicates the angle by which the given bus tap symbol is rotated. The valid values are 90, 180, 270.

symbol name Indicates the bus tap symbol.
```

#### **Example**

```
BUS_TAP_SYMBOL_ROT90 'standard.tap:sym_7'
BUS_TAP_SYMBOL_ROT180 'standard.tap:sym_1'
BUS_TAP_SYMBOL_ROT270 'standard.tap:sym_3'
```

#### **Corresponding UI Option**

# Allegro Front-End CPM Directive Reference Guide B Directives

5

## **C** Directives

This chapter lists the CPM directives that start with  $\[mathbb{C}\]$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

C Directives

### **CAPSLOCK**

Displays text in capital letters in the schematic.

#### **Syntax**

CAPSLOCK 'ON' | 'OFF'

#### **Example**

CAPSLOCK 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Text — Upper-case Input

# Allegro Front-End CPM Directive Reference Guide C Directives

### CAPTURE\_CACHE\_LIBRARY\_PATH

Specify the path of the folder that contains the default parts to be used for the OrCAD Capture Library flow. These OrCAD Capture parts are converted to DE-HDL library format.

#### **Syntax**

```
CAPTURE_CACHE_LIBRARY_PATH '<path>'
where,
```

path Specify the path the folder that contains parts.

**Example**CAPTURE\_CACHE\_LIBRARY\_PATH '\$CONCEPT\_INST\_DIR/share/cdssetup/canvas/resources/capture/library/orcadlib

# Allegro Front-End CPM Directive Reference Guide C Directives

### CAPTURE\_STANDARD\_LIB

Specify the name of the library that contains standard parts to be used for the OrCAD Capture Library flow.

#### **Syntax**

#### **Example**

```
CAPTURE STANDARD LIB 'capsym'
```

## Allegro Front-End CPM Directive Reference Guide C Directives

### CAS\_PIN\_PATTERN

Defines the patterns used for identifying pins as Column Address Strobe (CAS) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- RAS and CAS pins of ICs incorrectly connected to non-RAS or non-CAS pins
- RAS and CAS pins of ICs not connected to the same set of ICs or connectors
- RAS and CAS pins of IC incorrectly connected
- Unconnected RAS and CAS pins of ICs

#### **Syntax**

CAS\_PIN\_PATTERN '<pin pattern>'

#### **Example**

CAS\_PIN\_PATTERN 'CAS'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – CAS Pin Patterns

C Directives

#### **CATPATH**

Specifies the directory that contains the category (.cat) files used to organize components by category.

#### **Syntax**

```
CATPATH '<path>'
where
```

path

is the path to the directory containing the category file.

#### **Example**

CATPATH 'D:/PROJECT/TEMP/cat\_file'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Paths page — Input Paths — Category Path

#### See Also

- <u>ATTRIBUTES\_DIR</u>
- INPUT SCRIPT
- PPT OPTIONSET PATH

### CDS\_<CATEGORY\_NAME>\_FONT

Sets the value of the font name to be used for a specific category of text objects.

#### **Syntax**

CDS\_<CATEGORY\_NAME>\_FONT '<font\_name>'
 where

CATEGORY\_NAME

is the schematic text object for which you want to specify the font name. You can set the font attributes for the following categories:

- SYMBOLTEXT
- SYMBOL
- REFDES
- NETNAME
- NETPROP
- CROSSREF
- PINNAME
- PINTEXT
- PINPROP
- CUSTOMTEXT
- TEXTNOTES

font\_name

is the font you want to use to display a specific category of text objects. For example, you can specify Courier font to display all the net names in the design. You can specify any font installed on the local system.

#### **Example**

CDS\_SYMBOLTEXT\_FONT 'BOOK ANTIQUA'

C Directives

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Name

#### See Also

- CDS\_ENABLE\_FONTS
- CDS <CATEGORY NAME> FONTSIZE
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS <CATEGORY\_NAME>\_FONTCOLOR
- CDS <CATEGORY NAME> FONTEFFECTS

### CDS\_<CATEGORY\_NAME>\_FONTCOLOR

Sets the value of the font color to be used for a specific category of text objects.

#### **Syntax**

CDS\_<CATEGORY\_NAME>\_FONTCOLOR '<font\_color>'
 where

CATEGORY\_NAME

is the schematic text object for which you want to specify the font color. You can set the font color for the following categories:

- SYMBOLTEXT
- SYMBOL
- REFDES
- NETNAME
- NETPROP
- CROSSREF
- PINNAME
- PINTEXT
- PINPROP
- CUSTOMTEXT
- TEXTNOTES

font\_color

is the color in which all the newly-created text objects of this category are to be displayed. You can specify a color from the 16 basic colors: Black, Dark Red, Dark Green, Dark Yellow, Dark Blue, Dark Purple, Dark Cyan, Pale Gray, Mid Gray, Red, Green, Yellow, Blue, Magenta, Cyan, and White.

**Note:** The text color, like text size, is currently stored in the database. Therefore, you can specify the font color for individual objects. All the objects which are already on the canvas have a font color specified on them and the same font color is honored.

C Directives

#### **Example**

CDS TEXTNOTES FONTCOLOR 'RED'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Color

#### See Also

- CDS\_ENABLE\_FONTS
- CDS\_<CATEGORY\_NAME>\_FONT
- CDS <CATEGORY NAME> FONTSIZE
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS\_<CATEGORY\_NAME>\_FONTEFFECTS

### CDS\_<CATEGORY\_NAME>\_FONTEFFECTS

Sets the value of the effect to *Underline* effect to display the text as underlined.

#### **Syntax**

CDS\_<CATEGORY\_NAME>\_FONTEFFECTS '<font\_effect>'
 where

CATEGORY\_NAME

is the schematic text object for which you want to specify the font style. You can set the font effects for the following categories:

- SYMBOLTEXT
- SYMBOL
- REFDES
- NETNAME
- NETPROP
- CROSSREF
- PINNAME
- PINTEXT
- PINPROP
- CUSTOMTEXT
- TEXTNOTES

font\_effect

sets the Underline effect to display the text as underlined. By default, all text objects display regular text.

#### **Example**

CDS CROSSREF EFFECTS 'Underline'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Effects

C Directives

#### See Also

- CDS\_ENABLE\_FONTS
- CDS <CATEGORY\_NAME>\_FONT
- CDS <CATEGORY NAME> FONTSIZE
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS <CATEGORY\_NAME>\_FONTCOLOR

### CDS\_<CATEGORY\_NAME>\_FONTSIZE

Sets the value of the font size to be used for a specific category of text objects.

#### **Syntax**

```
CDS_<CATEGORY_NAME>_FONTSIZE '<font_size>'
    where
```

CATEGORY\_NAME

is the schematic text object for which you want to specify the font size. You can set the font size for the following categories:

- SYMBOLTEXT
- SYMBOL
- REFDES
- NETNAME
- NETPROP
- CROSSREF
- PINNAME
- PINTEXT
- PINPROP
- CUSTOMTEXT
- TEXTNOTES

font\_size

is the font size with which all the newly added text objects for the category are to be displayed. This size is also known as point size, where one point size equals 1/72 of an inch.

**Note:** The text size is currently stored in the database. Therefore, you can specify the font size for individual objects. All the objects which are already on the canvas have a font size specified on them and the same font size is honored.

#### **Example**

```
CDS REFDES FONTSIZE '8'
```

C Directives

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Size

- CDS\_ENABLE\_FONTS
- CDS <CATEGORY NAME> FONT
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS <CATEGORY\_NAME>\_FONTCOLOR
- CDS <CATEGORY NAME> FONTEFFECTS

### CDS\_<CATEGORY\_NAME>\_FONTSTYLE

Sets the value of the font style to be used for a specific category of text objects.

#### **Syntax**

CDS\_<CATEGORY\_NAME>\_FONTSTYLE '<font\_style>'
 where

CATEGORY\_NAME

is the schematic text object for which you want to specify the font style. You can set the font style for the following categories:

- SYMBOLTEXT
- SYMBOL
- REFDES
- NETNAME
- NETPROP
- CROSSREF
- PINNAME
- PINTEXT
- PINPROP
- CUSTOMTEXT
- TEXTNOTES

font\_style

is the font style with which all the text objects for the category are to be displayed. You can specify one of the four font styles: Regular, **Bold**, **Bold Italic**, and **Italic**. All fonts do not support all the styles. Therefore, you can specify only those styles which are supported for a specific font. For example, you can specify all the four styles for the Arial font, while only Regular style is supported for Arial Black.

#### Example

CDS\_NETNAME\_FONTSTYLE 'Bold Italic'

C Directives

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Style

- CDS\_ENABLE\_FONTS
- CDS <CATEGORY NAME> FONT
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS <CATEGORY\_NAME>\_FONTCOLOR
- CDS <CATEGORY NAME> FONTEFFECTS

**C** Directives

## CDS\_ENABLE\_FONTS

Enables support for fonts in Design Entry HDL.

### **Syntax**

CDS ENABLE FONTS 'ON' | 'OFF'

#### **Example**

CDS ENABLE FONTS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Font page — Enable Font Support check box

- CDS ENABLE FONTS
- CDS <CATEGORY NAME> FONTSIZE
- CDS\_<CATEGORY\_NAME>\_FONTSTYLE
- CDS <CATEGORY NAME> FONTCOLOR
- CDS <CATEGORY NAME> FONTEFFECTS

C Directives

### CENTRAL\_INDEX\_PATH

Allegro System Capture and Allegro EDM work with Part Information Manager, which provides quick search capabilities for library parts using an indexed database. If you work with very large libraries frequently, you might want to be able to access libraries more quickly using the indexed database. This database can be at the project or central library level.

The <code>central\_index\_path</code> directive provides the location of the indexed database. If the directive is not set, Part Information Manager looks for the indexed database in the project itself. The directive needs to be in the <code>START\_COMPBROWSER...END\_COMPBROWSER</code> section, and can be configured at the site level in the <code>site.cpm</code> file.

The indexed database can be created for all the libraries included in the cds.lib file by doing the following:

- 1. Set the directive in the site.cpm file.
- 2. Make sure all your libraries are included.
- **3.** In a command prompt, run the application indexer to create the indexed database using cds.lib as input. The application indexer is available at:

<Cadence installation hierarchy>/tools/pcbdw/bin/indexer

This will generate or update an indexed database of all the libraries in the cds.lib file at the location defined in central\_index\_path.

When you now launch Part Information Manager from Allegro System Capture, libraries will be read from the indexed database defined in central\_index\_path.

If you add or remove libraries by manually editing \$CDS\_SITE/cdssetup/cds.lib or through the user interface (*Edit - Project Preferences*), you will need to re-index the database by running indexer.bat again. This can be configured as a Cron job or manually run whenever libraries are updated. Changes will be automatically reflected in Part Information Manager in Allegro System Capture designs that read the indexed database.

### **Memory Consumption**

#### Scenario Memory Consumption

System Capture with CENTRAL INDEX PATH

Low

C Directives

System Capture indexes customer libraries for each project on each designer's machine

Increases with library size

If you are using System

Capture with

CENTRAL INDEX PATH +

Allegro EDM server

Low

In this case, because System Capture fetches only required data from the EDM server and the designer's machine has no library data loaded on it, this consumes the least memory.

### **Syntax**

central\_index\_path '<path to indexed database>'

### Example

```
central_index_path '${CDS_SITE}/central_indexed_database'
central_index_path 'D:/central_indexed_database'
```

### Corresponding UI Option

None

## CHECK\_ARCS\_AT\_SAME\_LOCATION

Checks for overlaid arcs.

### **Syntax**

CHECK ARCS AT SAME LOCATION 'ON' | 'OFF'

### **Example**

CHECK\_ARCS\_AT\_SAME\_LOCATION 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Check— Arcs At Same Location

- CHECK GRID ON TAP
- CHECK IMAGE OVERLAP OBJECT

C Directives

## CHECK\_GLOBAL\_LOCAL\_SHORT

Checks for local signals connected to power symbols whose names are different from the value of the HDL\_POWER property of the power symbol.

#### **Syntax**

CHECK GLOBAL LOCAL SHORT 'ON' | 'OFF'

#### **Example**

CHECK GLOBAL LOCAL SHORT 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Check page — Electrical Checks — Power-Local Signal Short

- CHECK MISSING PINS
- CHECK UNCONNECTED WIRES
- CHECK VOLTAGE ON HDL

# CHECK\_GRID\_ON\_TAP

Checks for any bus tap error that occurs if the end coordinates are located at the end pin grid on the ctap symbol. The directive is set to 'ON' by default.

### **Syntax**

CHECK GRID ON TAP

### **Example**

CHECK GRID ON TAP

### **Corresponding UI Option for Allegro Design Entry HDL**

None

## CHECK\_HIDDEN\_WIRES

Checks for wire segments hidden by portions of components.

### **Syntax**

CHECK HIDDEN WIRES 'ON' | 'OFF'

### **Example**

CHECK\_HIDDEN\_WIRES 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Check — Hidden Wires

- CHECK ARCS AT SAME LOCATION
- CHECK IMAGE OVERLAP OBJECT

### CHECK\_IMAGE\_OVERLAP\_OBJECT

Checks whether the images pasted on the schematic overlap any schematic component. If found, an error is flagged: *ERROR* (*SPCOCN-2023*): *Image overlapping with objects*.

#### **Syntax**

CHECK IMAGE OVERLAP OBJECT 'ON' | 'OFF'

#### **Example**

CHECK IMAGE OVERLAP OBJECT 'ON'

### Corresponding UI Option for Allegro Design Entry HDL


Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Checks — Image Overlapping Object

- CHECK\_ARCS\_AT\_SAME\_LOCATION
- CHECK\_GRID\_ON\_TAP

#### C Directives

# check\_injected\_order

Verifies (when set to  $\mathtt{TRUE}$ ) whether the order of any of the injected property headers has changed and indicates the change in LRM:



### **Syntax**

check\_injected\_order 'TRUE' | 'FALSE'

### Example

check injected order 'TRUE'

### Corresponding UI Option

None

**C** Directives

### check\_local\_modified

When set to TRUE, this directive verifies whether any cell has been modified directly on the disk without using Library Revision Manager (LRM). The default is TRUE.

In LRM, the rows in the *Cell/Block data for design <design name>* table report what is out of sync in the design. When the status of a component is *Incorrect Metadata*, it indicates that the cell has been modified manually (possibly without using Part Developer) resulting in inconsistencies in the cell metadata. If you often modify cells manually, you might want to set this directive to FALSE.

Updating the cell using LRM will replace the modified cell in the cache with the reference library cell.

**Note:** Even after an LRM update, the cell will be marked as *Incorrect Metadata* when you launch LRM again. It is recommended that instead of making changes manually, the librarian should modify and distribute the updated cells to all sites.

### Syntax

```
check local modified 'TRUE' | 'FALSE'
```

### Example

check local modified 'TRUE'

### Corresponding UI Option

None

C Directives

## CHECK\_MISSING\_PINS

Checks for pin properties that are no longer attached to pins.

### **Syntax**

CHECK MISSING PINS 'ON' | 'OFF'

### **Example**

CHECK\_MISSING PINS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Electrical Checks — Missing Pins

- CHECK GLOBAL LOCAL SHORT
- CHECK\_UNCONNECTED\_WIRES

## CHECK\_MOVE\_SHORT

Setting this directive to ON warns you about a change in connectivity when nets are shorted while moving components and nets in a design.

### **Syntax**

CHECK MOVE SHORT 'ON' | 'OFF'

### Example

CHECK MOVE SHORT 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Online Checks — Wire Short Check during move

## CHECK\_MULTIPLE\_IBD\_PROPS

When this directive is ON, DE-HDL checks for multiple net group properties on a net group object.

### **Syntax**

CHECK MULTIPLE IBD PROPS 'ON' | 'OFF'

### **Example**

CHECK MULTIPLE IBD PROPS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

# CHECK\_NONSYNCPROPS

Checks for the presence of non-synchronous properties in the design.

### **Syntax**

CHECK NONSYNCPROPS 'ON' | 'OFF'

### **Example**

CHECK\_NONSYNCPROPS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

## **CHECK\_ON\_WRITE**

Runs a check whenever you save a design. Errors are recorded in the cp.mkr and netlister.mkr marker files.

### **Syntax**

CHECK ON WRITE 'ON' | 'OFF'

### **Example**

CHECK ON WRITE 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Check On Write

C Directives

## CHECK\_PACK\_SEC\_TYPE\_PROPS

Checks for multiple SEC-type properties on an instance.

### **Syntax**

CHECK PACK SEC TYPE PROPS 'ON' | 'OFF'

### **Example**

CHECK\_PACK\_SEC\_TYPE\_PROPS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Misc. Checks — Multipackage Sections

### See Also

CHECK PAGE NUMBER SYNCH

### CHECK\_PACK\_SYNC\_ON\_IMPORT

When importing a block with this directive set to ON, DE-HDL checks if the packaged data and the design connectivity of the block in the source design are in sync. All designs marked for physical or logical reuse are checked for blocks that are modified but not packaged.

When importing blocks whose package data is not in sync with the design connectivity, a warning message similar to the following is displayed:

The packaging of reuse blocks 'MEMORY1' selected for import has not been updated and is out of sync with the source design connectivity. These blocks should be packaged at source to update the reuse block packaging.

Do you still want to continue to import these blocks?

If you click *Yes*, DE-HDL continues importing the block.

### **Syntax**

CHECK PACK SYNC ON IMPORT 'ON' | 'OFF'

#### **Example**

CHECK PACK SYNC ON IMPORT 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

C Directives

## CHECK\_PAGE\_NUMBER\_SYNCH

Checks and corrects the PAGE\_NUMBER directive conflicts in the ASCII (.csa) and binary files (.csb) for all the pages of the design.

#### **Syntax**

CHECK PAGE NUMBER SYNCH 'ON' | 'OFF'

#### Example

CHECK PAGE NUMBER SYNCH 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Check page — Misc. Checks — Page Number Mismatch

#### See Also

CHECK PACK SEC TYPE PROPS

### CHECK\_PIN\_WIRE\_DIST\_THRESH

Specifies the threshold value for wires that do not quite contact pins. Design Entry HDL generates an error message if the distance between a wire end and a pin falls below a minimum distance called the threshold. The threshold is calculated based on an internal algorithm. This value is either 10 Design Entry HDL coordinates or higher based on the grid size.

**Note:** This directive can only work if the value of the <u>CHECK\_PINS\_NEAR\_WIRE\_ENDPT</u> directive is set to *ON*.

### **Syntax**

```
CHECK_PIN_WIRE_DIST_THRESH '<value>'
where
```

value

is the threshold value for the distance between pin and wire

### **Example**

```
CHECK PIN WIRE DIST THRESH '10'
```

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Pin Near Wire End — Threshold Value

#### See Also

CHECK PINS NEAR WIRE ENDPT

C Directives

## CHECK\_PINS\_AT\_ORIGIN

Checks for pins at the origin (0,0) in symbol drawings.

### **Syntax**

CHECK PINS AT ORIGIN 'ON' | 'OFF'

### **Example**

CHECK\_PINS\_AT\_ORIGIN 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Checks — Pins At Origin

- CHECK SYMBOLS AT SAME LOCATION
- CHECK TWO WIRES AT PINS

## CHECK\_PINS\_NEAR\_WIRE\_ENDPT

Checks for wires that do not quite contact pins.

### **Syntax**

CHECK\_PINS\_NEAR\_WIRE\_ENDPT 'ON'|'OFF'

### **Example**

CHECK\_PINS\_NEAR\_WIRE\_ENDPT 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Pin Near Wire End

### See Also

CHECK PIN WIRE DIST THRESH

## CHECK\_PROP\_PLACE\_HOLDERS

Checks for placeholder properties that appear due to changes in the related library.

### **Syntax**

CHECK PROP PLACE HOLDERS 'ON' | 'OFF'

### **Example**

CHECK\_PROP\_PLACE\_HOLDERS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Misc. Checks — Property Place Holders

### See Also

CHECK SYMBOL PLACE HOLDERS

## CHECK\_SHORTED\_PINS

Checks for two pins on one component that are connected to the same wire, i.e. two pins shorted together.

### **Syntax**

CHECK SHORTED PINS 'ON' | 'OFF'

### **Example**

CHECK SHORTED PINS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Electrical Checks — Shorted Pins

C Directives

## CHECK\_SIGNAL\_NAMES

Checks for multiple names attached to the same signal.

### **Syntax**

CHECK SIGNAL NAMES 'ON' | 'OFF'

### **Example**

CHECK\_SIGNAL\_NAMES 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Name Checks — Signal Names

### See Also

CHECK SYMBOL SIGNAL NAMES

## CHECK\_SYMBOL\_PLACE\_HOLDERS

Checks for placeholder components that appear due to changes in the related library.

### **Syntax**

CHECK SYMBOL PLACE HOLDERS 'ON' | 'OFF'

### **Example**

CHECK SYMBOL PLACE HOLDERS 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Check page — Misc. Checks — Symbol Place Holders

### See Also

CHECK PROP PLACE HOLDERS

## CHECK\_SYMBOL\_SIGNAL\_NAMES

Checks for the SIG\_NAME property on a pin in a symbol file.

### **Syntax**

CHECK SYMBOL SIGNAL NAMES 'ON' | 'OFF'

### **Example**

CHECK SYMBOL\_SIGNAL\_NAMES 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Name Checks — Signal Name in Symbols

### See Also

CHECK SYMBOL SIGNAL NAMES

## CHECK\_SYMBOLS\_AT\_SAME\_LOCATION

Checks for overlaid components.

### **Syntax**

CHECK SYMBOLS AT SAME LOCATION 'ON' | 'OFF'

### **Example**

CHECK SYMBOLS\_AT\_SAME\_LOCATION 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Checks — Symbols at Same Location

- CHECK PINS AT ORIGIN
- CHECK TWO WIRES AT PINS

C Directives

## CHECK\_TWO\_WIRES\_AT\_PINS

Checks for wires overlapping a component at the pin.

### **Syntax**

```
CHECK TWO WIRES AT PINS 'ON' | 'OFF'
```

### **Example**

CHECK\_TWO\_WIRES\_AT\_PINS 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Check page — Graphics Checks — Two Wires At Pins

- CHECK PINS AT ORIGIN
- CHECK SYMBOLS AT SAME LOCATION

## CHECK\_UNCONNECTED\_WIRES

Checks for unnamed wires connected to only one pin (NC wires) and for named nets not connected to any pins.

#### **Syntax**

CHECK UNCONNECTED WIRES 'ON' | 'OFF'

#### **Example**

CHECK UNCONNECTED WIRES 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Check page — Electrical Checks — Unconnected Wires

- CHECK\_GLOBAL\_LOCAL\_SHORT
- CHECK\_VOLTAGE\_ON\_HDL
- CHECK MISSING PINS

## CHECK\_VOLTAGE\_ON\_HDL

Checks for the presence of the VOLTAGE property on an HDL\_POWER symbol. If the VOLTAGE property is not present, a warning message is displayed.

#### **Syntax**

CHECK VOLTAGE ON HDL 'ON' | 'OFF'

#### **Example**

CHECK\_VOLTAGE\_ON\_HDL 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Check page — Electrical Checks — Voltage on HDL Symbols

- CHECK\_GLOBAL\_LOCAL\_SHORT
- CHECK\_MISSING\_PINS
- CHECK UNCONNECTED WIRES

## **CLOCK\_PIN\_PATTERN**

Defines the patterns used for identifying pins as CLOCK pins.

This directive is used when the Unconnected Clock pins of ICs when MISO or MOSI pins are connected audit rule is run.

### **Syntax**

CLOCK\_PIN\_PATTERN '<pin pattern>'

### **Example**

CLOCK\_PIN\_PATTERN 'CLK' 'CLOCK' 'CK'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – CLOCK Pin Patterns

# CLICK\_TO\_TYPE

Activates a window when you click in it. Otherwise, a window is activated when you move the cursor into it.

### **Syntax**

CLICK TO TYPE 'ON' | 'OFF'

### **Example**

CLICK TO TYPE 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Click To Activate View

# CNAME\_CELL

Allows you to display the cell name in the canonical name in the Global Find, Global Navigation and Attributes dialog boxes.

#### **Syntax**

CNAME CELL 'ON' | 'OFF'

#### **Example**

CNAME CELL 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Canonical Names — Cell

- CNAME\_DEPTH
- CNAME\_LIB
- CNAME VIEW

# **CNAME\_DEPTH**

Specifies the levels of Lib.Cell:View that is shown in a canonical name.

#### **Syntax**

```
cname_cell '<level>'
where

level is the levels of Lib.Cell:View.
```

#### **Example**

CNAME CELL '0'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Canonical Names — Depth

- CNAME CELL
- CNAME\_LIB
- CNAME VIEW

**C** Directives

## **CNAME\_LIB**

Allows you to display the library name in the canonical name in the Global Find, Global Navigation and Attributes dialog boxes.

#### **Syntax**

CNAME LIB 'ON' | 'OFF'

#### **Example**

CNAME LIB 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Canonical Names — Library

- CNAME\_DEPTH
- CNAME CELL
- CNAME VIEW

# **CNAME\_VIEW**

Allows you to display the view name in the canonical name in the Global Find, Global Navigation and Attributes dialog boxes.

#### **Syntax**

CNAME VIEW 'ON' | 'OFF'

#### **Example**

CNAME VIEW 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Canonical Names — Library

- CNAME\_DEPTH
- CNAME CELL
- CNAME LIB

# COMBINED\_MARKERS\_ON\_HIERWRITE

When you run the save hierarchy command, by default, DE HDL generates a single marker file listing all existing errors in your design blocks. If you want DE HDL to generate a marker file for each block in your design when you perform a save hierarchy operation, set this directive to OFF.

#### **Syntax**

COMBINED MARKERS ON HIERWRITE 'ON' | 'OFF'

#### **Example**

COMBINED MARKERS ON HIERWRITE 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

# **COMMENT\_COLOR**

Use this directive to specify the color of the comment text that is added to the generated document schematic

#### **Syntax**

comment color <Blue>

The valid values are: Red, Blue, Green, Yellow, Orange, Salmon, Violet, Brown, Skyblue, White, Peach, Pink, Purple, Aqua, Gray, and Mono.

#### **Example**

comment color 'Blue'

### **Corresponding UI Option**

Project — Settings — Document Schematic Generation — Colors — Comments Color

#### See Also

**ADD COMMENTS** 

**BBOX COLOR** 

**COMP COLOR** 

PROP COLOR

**WIRE COLOR** 

C Directives

## COMP\_COLOR

Use this directive to specify the color used to draw component instances in the generated document schematic.

#### **Syntax**

comp color <color>

The valid values are: Red, Blue, Green, Yellow, Orange, Salmon, Violet, Brown, Skyblue, White, Peach, Pink, Purple, Aqua, Gray, and Mono.

#### **Example**

comp color 'Green'

#### **Corresponding UI Option**

Project — Settings — Document Schematic Generation — Colors — Symbol Color

#### See Also

**BBOX COLOR** 

**COMMENT COLOR** 

PROP COLOR

**WIRE COLOR** 

C Directives

## COMP\_DEF\_PROP

The COMP\_DEF\_PROP Directive is used in Allegro System Capture and Packager-XL. This directive specifies the names of properties to be treated as component definition properties. Allegro System Capture and Packager-XL use component definition properties to create alternate physical parts.

The REF\_DES\_LENGTH directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

#### **Syntax**

```
COMP DEF PROPERTY property [, property ] ...;
```

property	represents a component definition property.	
----------	---	--

The default properties are JEDEC\_TYPE, ALT\_SYMBOLS, MERGE\_NC\_PINS, MERGE\_POWER\_PINS, NC\_PINS, POWER\_GROUP, POWER\_PINS, and PINCOUNT.

Using the COMP\_DEF\_PROP directive, overrides the default component definition properties. Therefore, you should ensure that you include the default property names when you add additional properties.

## **Example**

If you specify the MYPROP directive as a COMP\_DEF\_PROP directive in your Packager-XL project file and if you have an instance of a 74LS00 in your design with the attached property, MYPROP = ALT2, a new entry is generated in the pstchip.dat file as follows:

74LS00-ALT2

#### **Corresponding UI Option for Allegro System Capture**

C Directives

**Corresponding UI Option for Design Entry HDL** 

## **COMP INST PROP**

The COMP\_INST\_PROP directive specifies the names of component instance properties attached to the schematic instances in Allegro System Capture and Packager-XL.

The COMP\_INST\_PROP directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

#### **Syntax**

```
COMP_INST_PROP property [, property ] ...;
where
```

property is a component instance property.

The default value for the COMP\_INST\_PROP directive is none.



Specify ROOM as a component instance property.

#### **Example**

COMP INST PROP ROOM;

Corresponding UI Option for Allegro System Capture

None

**Corresponding UI Option for Design Entry HDL** 

**C** Directives

# **COMPONENT\_BROWSER**

Controls the display of Part Information Manager to add or replace components from available libraries. When set to OFF, Part Information Manager is no longer displayed on choosing Component – Add or Component – Replace menu commands. Instead, a warning message is flagged, prompting you to select the component to add.

#### **Syntax**

COMPONENT BROWSER 'ON' | 'OFF'

#### **Example**

COMPONENT BROWSER 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Component Browser (Add)

- DRAWING BROWSER
- LIBRARY BROWSER

**C** Directives

## ConceptSetup\_Assertion\_Read

The ConceptSetup\_Assertion\_Read directive determines the pin name suffix, either \* or \_N, that should be used in addition to the suffix specified through the ConceptSetup\_Assertion\_Write '\*' 'Suffix' directive to read low-asserted pins.

#### **Syntax**

ConceptSetup Assertion Read '<assertion character>' 'Suffix'

The following assertion characters are supported:

- **I**
- \_N

#### **Example**

ConceptSetup Assertion Read ' N' 'Suffix'

#### **Corresponding UI Option for Part Developer**

Additional Read option on Tools - Setup

#### See Also

ConceptSetup\_Assertion\_Write

# ConceptSetup\_Assertion\_UseMinusInChips

The <code>ConceptSetup\_Assertion\_UseMinusInChips</code> directive determines if the low-assertion character in a pin name is to be replaced with - in <code>chips.prt</code>. This is the default behavior. To indicate that the low-assertion character is not to be replaced with - in <code>chips.prt</code>, <code>specify</code>:

ConceptSetup\_Assertion\_UseMinusInChips ''

## **Syntax**

ConceptSetup\_Assertion\_UseMinusInChips '-|'

#### **Example**

ConceptSetup Assertion UseMinusInChips '-'

#### **Corresponding UI Option for Part Developer**

Use minus [-] sign for low-asserted pins in Package view check box on Tools - Setup

C Directives

# ConceptSetup\_Assertion\_Write

The ConceptSetup\_Assertion\_Write directive determines whether the \_N or \* suffix in pin names should be used to treat pins as low-asserted when reading or saving a part.

#### **Syntax**

ConceptSetup Assertion Write '<assertion character>' 'Suffix'

The following assertion characters are supported:

- **—** '
- \_N

#### **Example**

ConceptSetup\_Assertion\_Write '\*' 'Suffix'

### **Corresponding UI Option for Part Developer**

Read/Write option on Tools - Setup

#### See Also

ConceptSetup Assertion Write

# ConceptSetup\_SplitPart\_AddSwapInfo

The ConceptSetup\_SplitPart\_AddSwapInfo directive determines if the SWAP\_INFO property is to be added to the chips.prt file. Part Developer determines the value of the SWAP\_INFO property from the SPLIT\_INST\_GROUP information.

#### **Syntax**

ConceptSetup SplitPart AddSwapInfo '0'|'1'

#### **Example**

ConceptSetup SplitPart AddSwapInfo '0'

## **Corresponding UI Option for Part Developer**

Auto Add SWAP\_INFO to Chips check box on Tools - Setup

C Directives

# ConceptSetup\_SplitPart\_SymbolProp

The ConceptSetup\_SplitPart\_SymbolProp directive determines if split symbols are to be assigned SPLIT\_INST and \$LOCATION properties or the SPLIT\_INST\_NAME property.

The following values are supported:

■ 0
Assigns SPLIT\_INST and \$LOCATION properties

**1** 

Assigns the SPLIT\_INST\_NAME property

#### **Syntax**

ConceptSetup SplitPart SymbolProp '0'|'1'

#### **Example**

ConceptSetup SplitPart SymbolProp '0'

### **Corresponding UI Option for Part Developer**

**C** Directives

# **CONFIRM\_WRITE**

Provides confirmation about saving the drawing.

## **Syntax**

CONFIRM WRITE 'ON' | 'OFF'

## **Example**

CONFIRM\_WRITE 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write — Confirm Write

# **CONNECTION\_SWAP\_PINS**

Use this directive to enable connection swaps when pin swaps are performed.

## **Syntax**

connection swap pins 'ON|OFF'

## **Example**

connection\_swap\_pins 'ON'

## **Corresponding UI Option for System Connectivity Manager**

**C** Directives

# CP\_NO\_OF\_COL\_TOC

Controls the default number of columns displayed in the TOC of a design. You can decide on the number of columns which can be accommodated on the TOC page based on the size of the page.

#### **Syntax**

CP NO OF COL TOC '<number of columns>'

#### **Example**

CP NO OF COL TOC '3'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Table of Contents - Column Count

- <u>DEFAULT\_PHYS\_DES\_PREFIX</u>
- CP TOC COL <column number>
- CP TOC COL <column number> LABEL

# CP\_NO\_OF\_ROW\_TOC

Controls the default number of rows displayed in the Table of Contents (TOC) of a design. You can decide on the number of rows which can be accommodated on the TOC page based on the size of the page.

#### **Syntax**

CP\_NO\_OF\_ROW\_TOC '<number\_of\_rows>'

#### **Example**

CP NO OF ROW TOC '10'

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Table of Contents - Row Count

# CP\_TOC\_COL\_<column\_number>

Controls the property to be displayed in a specified column of the TOC. This can be extended to support more columns with user-defined page properties.

#### **Syntax**

```
CP TOC COL <columns number> '''
```

#### **Example**

```
CP_TOC_COL_1 'SHEET_NO'
CP_TOC_COL_2 'SHEET_NAME'
CP TOC COL 3 'BLOCK NAME'
```

#### **Corresponding UI Option**

None

- DEFAULT PHYS DES PREFIX
- CP\_NO\_OF\_COL\_TOC
- CP TOC COL <column number> LABEL

# CP\_TOC\_COL\_<column\_number>\_LABEL

Displays the column header for a specified column in the TOC.

#### **Syntax**

```
CP_TOC_COL_<column_number>_LABEL 'column_header'
```

#### **Example**

```
CP_TOC_COL_1_LABEL 'Sheet No.'
CP_TOC_COL_2_LABEL 'Sheet Name'
CP TOC COL 3 LABEL 'BLOCK NAME'
```

## **Corresponding UI Option**

None

- DEFAULT PHYS DES PREFIX
- CP\_NO\_OF\_COL\_TOC
- CP TOC COL <column\_number>

## CREATE\_CACHE\_PROJECT

Controls the creation of a cache containing all the components used in the project. When a cache is created for a project, Part Manager can be used to compare the parts in use with their versions in the reference libraries.

## **Syntax**

CREATE\_CACHE\_PROJECT='TRUE'|'FALSE'
where,

TRUE Enables the cache-mode

FALSE Disables the cache-mode.

#### **Example**

CREATE\_CACHE\_PROJECT='TRUE'

## CREATE\_USER\_PROP

The *Create user-defined properties* check box in the Export Physical dialog is selected when this directive value is set to 'ON'.

User properties are added automatically to the board when you run the export physical command. When you delete such a property in Design Entry HDL, it is automatically deleted from the PCB Editor board.

#### **Syntax**

```
create_user_prop 'YES'|'NO'|'ON'|'OFF'|'1'|'0'
```

#### **Example**

create user prop 'NO'

#### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Create user-defined properties check box

## CREF\_DATA\_FILE

The CREF\_DATA\_FILE directive defines the location of the cref data file. If this directive is not specified, System Capture uses the CSF search to find the cref data file.

Note: This directive is specified in the START\_CUSTOMVAR section of the project's .cpm file.

### **Syntax**

CREF DATA FILE '<path to the cref data file>'

#### **Example**

CREF\_DATA\_FILE 'C:/Cadence/SPB\_17.4/share/cdssetup/creferhdl/cref.dat'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Project Preferences - Custom Variables

## **CS\_PIN\_PATTERN**

Defines the patterns used for identifying pins as *Chip Select*.

This directive is used when the Unconnected Chip Select pins of ICs when MISO or MOSI pins are connected audit rule is run.

#### **Syntax**

CS\_PIN\_PATTERN '<pin pattern>'

#### **Example**

CS\_PIN\_PATTERN 'CS' 'CS\*'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – CS Pin Patterns

**C** Directives

## **CTAP**

The CTAP directive is used in Allegro System Capture and Schgen. This directive is used to specify the *lib:cell:view* of the symbol as tap body (for extracting a bit from the bus) during the document schematic generation process.

The CTAP directive is specified in the START\_DSSCHGEN...END\_DSSCHGEN and START\_CANVAS...END\_CANVAS sections. System Connectivity Manager reads the directive value from the START\_DSSCHGEN...END\_DSSCHGEN section and Allegro System Capture reads the directive value from the START\_CANVAS...END\_CANVAS section.

### **Syntax**

ctap <library.cell:view>

#### **Example**

ctap 'standard.ctap:sym 1'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Ctap

### **Corresponding UI Option for Allegro System Capture**

# CTRLLMB\_DRAGSELECT

Changes the behavior of the select and drag mouse operation and for running commands with strokes.

**Note:** For more information, refer to *Design Entry HDL Options* — *General* — *Ctrl+LMB Select and Drag*.

#### **Syntax**

CTRLLMB DRAGSELECT 'ON' | 'OFF'

#### **Example**

CTRLLMB DRAGSELECT 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Ctrl+LMB Select and Drag

**C** Directives

# CTRLRMB\_CONTEXTMENU

Changes the behavior of the right mouse button (RMB).

#### **Syntax**

CTRLRMB CONTEXTMENU 'ON' | 'OFF'

#### where

OFF If the directive is set to off, clicking the right mouse button

displays the context (pop-up) menu and Pressing Ctrl+RMB

causes a command-dependent action

ON If the directive is set to on, this functionality is reversed, where

clicking right causes a command dependent action and

pressing Ctrl+RMB displays the context menu.

#### **Example**

CTRLRMB CONTEXTMENU 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Ctrl+RMB Context Menu

## **CURRENTPDFVIEWER**

Defines the current PDF viewer to view the generated PDF.



## **Syntax**

CURRENTPDFVIEWER '0'|'2'

The default viewer is indicated by 0. If you specify a custom viewer, the value is set to 2.

#### **Example**

CURRENTPDFVIEWER '2'

## **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — Advanced — PDF Viewer

## **CURRENTPDFVIEWERPATH**

Defines the path to the PDF viewer if you specify a custom viewer.

## **Syntax**

CURRENTPDFVIEWERPATH 'Default'

## **Example**

## **Corresponding UI Option for Design Entry HDL**

**C** Directives

# **CURSOR\_SHAPES**

Enables different cursor shapes based on command mode

## **Syntax**

CURSOR SHAPES 'ON' | 'OFF'

## **Example**

CURSOR\_SHAPES 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Cursor Shapes

# CUSTOM\_CDSLIB\_SEARCH

Provides a parallel search mechanism in case the default search mechanism for cds.lib fails which results in failure in opening a schematic. This method is similar to the default search method.

#### **Syntax**

CUSTOM CDSLIB SEARCH 'ON' | 'OFF'

#### **Example**

CUSTOM CDSLIB SEARCH 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

6

# **D** Directives

This chapter lists the CPM directives that start with  $\ \, \square \,$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**D** Directives

## **DAO\_Timeout**

The default timeout for the library server connection setup is  $300~\mathrm{ms}$ . This directive lets you define the time period (in seconds) after which the library server connection will be timed out. This is useful if you are unable to connect to the server because of network latency issues.

The directive can be set at the site or project levels.



This directive is applicable only to the database mode.

#### **Syntax**

DAO\_Timeout 'value'

### Example

DAO Timeout '5'


### Corresponding UI Option

Configuration - Setup - General - Server Configuration - Time Out

# DASHBOARD\_SHOW\_LOGICAL\_HIERARCHY

Set this directive to ON if you want the *Logical hierarchy* view in the Allegro Design Management (team design) *Dashboard* to be preserved between sessions.

The Allegro Design Management (team design) *Dashboard* automatically displays a particular view depending on the role of the user who has logged in. You can customize or configure the dashboard view by right-clicking on the dashboard header and choosing *Working Design*, *Logical hierarchy*, or *Physical hierarchy*. You can also choose all three views.



The view options you choose in the Allegro Design Management *Dashboard* are only valid for the current session.

If you choose the *Logical hierarchy* view and want to preserve it between sessions, set this directive to ON.

**D** Directives

## **Syntax**

DASHBOARD\_SHOW\_LOGICAL\_HIERARCHY 'YES'|'NO'|'ON'|'OFF'

#### **Example**


DASHBOARD\_SHOW\_LOGICAL\_HIERARCHY 'YES'

## **Corresponding UI Option**

# DASHBOARD\_SHOW\_PHYSICAL\_HIERARCHY

Set this directive to ON if you want the *Physical hierarchy* view in the Allegro Design Management (team design) *Dashboard* to be preserved between sessions.

The Allegro Design Management (team design) *Dashboard* automatically displays a particular view depending on the role of the user who has logged in. You can customize or configure the dashboard view by right-clicking on the dashboard header and choosing *Working Design*, *Logical hierarchy*, or *Physical hierarchy*. You can also choose all three views.



The view options you choose in the Allegro Design Management *Dashboard* are only valid for the current session.

If you choose the *Physical hierarchy* view and want to preserve it between sessions, set this directive to ON.

**D** Directives

## **Syntax**

DASHBOARD\_SHOW\_PHYSICAL\_HIERARCHY 'YES'|'NO'|'ON'|'OFF'

#### **Example**


DASHBOARD\_SHOW\_PHYSICAL\_HIERARCHY 'YES'

## **Corresponding UI Option**

# DASHBOARD\_SHOW\_WORKING\_DESIGN

Set this directive to ON if you want the *Working Design* view in the Allegro Design Management (team design) *Dashboard* to be preserved between user sessions.

The Allegro Design Management (team design) *Dashboard* automatically displays a particular view depending on the role of the user who has logged in. You can customize or configure the dashboard view by right-clicking on the dashboard header and choosing *Working Design*, *Logical hierarchy*, or *Physical hierarchy*. You can also choose all three views.



The view options you choose in the Allegro Design Management *Dashboard* are only valid for the current session.

If you choose the *Working Design* view and want to preserve it between sessions, set this directive to ON.

**D** Directives

## **Syntax**

DASHBOARD SHOW WORKING DESIGN 'YES'|'NO'|'ON'|'OFF'

### **Example**

DASHBOARD\_SHOW\_WORKING\_DESIGN 'YES'

## **Corresponding UI Option**

**D** Directives

# **DataCompress**

Specifies whether the data to be sent to or received from the server should be compressed. This is done to enhance Part Information Manager performance.

#### **Syntax**

DataCompress 'TRUE' | 'FALSE'

### Example

DataCompress 'TRUE'

**D** Directives

# Datasheet\_URL

Defines the location (a directory or the URL of a web page or intranet) where a file, which you want to refer to decide which part to add to your design, resides. For example:

```
Datasheet_URL 'D:/datasheets/@<column name>@'
```

The value of the column name you specify within the at the symbol signs will be appended to the file or website page that opens. For example, there are 10 datasheets in PDF format in the D drive in a folder called datasheets. You can specify the directive as follows:

```
Datasheet_URL 'D:\datasheets\@Part Number@.pdf'
```

When you right-click on a part row in Part Information Manager, and select the *Datasheet URL* option, Part Information Manager searches for a PDF with the same name as the column value, and opens the relevant PDF.

#### **Syntax**

```
DataSheet Url '<URL>'|'<directory path>'
```

#### **Example**

```
DataSheet_Url 'https://www.cadence.com/parts/datasheets/@part number@.pdf'
```

Datasheet\_URL 'D:/datasheets/@<column name>@'

Datasheet\_URL 'http://www.intel.com/content/www/us/en/support/processors/desktop-processors/000006479.html/@<column name>@'

#### **Corresponding UI Option**

None

#### See Also

Display URL

## DATATIPS PROP NAME


When defined, this directive allows you to provide part-specific recommendations to designers for guidance purposes in the form of data tips. Designers will see these data tips in the schematic after adding components to a design. The directive can be configured at the project or site level.

Data tips need to be defined in a text file with the name datatips.txt. The data tips file can contain text, hyperlinks as well as Japanese characters.


A property is used to associate the part on the schematic canvas with the entry in the data tips file. The value of the property on the part is matched with the entry in the data tips file and the corresponding data tips are displayed. The name of the property to be used to associate the part needs to be specified in the .cpm file.

For example, if some parts in a design have a common property such as PART\_NUMBER, this property can be used to define data tips. The data tips file can contain entries corresponding


to different values of the PART\_NUMBER property. An information icon is displayed on components that have data tips in a schematic.



# CY7C199L-15PC



You can select the relevant check box to indicate that you have adhered to the guideline.




To add data tips for a part, do the following:

**1.** Specify the DATATIPS\_PROP\_NAME '<Part\_Property\_Name>' directive in the START\_CONCEPTHDL...END\_CONCEPTHDL section in the.cpm file.

**D** Directives

You can add and view the part property names and values in the Attributes box on the schematic canvas as illustrated:



For example, specify PART\_NUMBER as the part property name in the .cpm file. DATATIPS\_PROP\_NAME 'PART\_NUMBER'

- 2. Create a .txt file for the data tips that you want to define and name it datatips.txt. Store the file in the cdssetup folder at the project, \$HOME, or site level.
- 3. Define the part property value in this . txt file. For example: PART "CY7C199L-15PC". PART is a keyword to define the part for which data tips will be defined.
- **4.** Define the data tips you want for this part in the following format:

```
<NUM>:<Data Tip Details>
```

4: "No input may exceed VCC+0.5V."

#### For example:

```
PART "CY7C199L-15PC"
1: "http://pdf.datasheet.live/datasheets-1/cypress_semiconductor/CY7C199L-25ZC
2: "こんにちは! お元"
3: "Not more than one output should be shorted at a time."
```

The data tips are displayed in the same order as the defined number in the data tip file. The same number is used to keep track of which data tip has been marked checked. If you check all the guidelines, the information icon changes to a check mark.

5. Save the file.

**D** Directives

## **Syntax**

DATATIPS\_PROP\_NAME'<Part\_Property\_Name>'

### **Example**

DATATIPS\_PROP\_NAME 'PART\_NUMBER'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

Product Version 23.1

All Rights Reserved.

**D** Directives

# Default\_Diffpair\_Value

The ConceptSetup\_SplitPart\_SymbolProp directive specifies the prefix or suffix that is to be added to the basename of constituent differential pair pins to create a differential pair name

#### **Syntax**

Default Diffpair Value <<string>:<affix>>

#### **Example**

Default\_Diffpair\_Value 'DP\_:Prefix'

This directive creates a differential pair called DP\_A when the constituent pins are A+ and A-.

#### **Corresponding UI Option for Part Developer**

None

#### See Also

DiffPair\_Recognition\_Rules

# DEFAULT\_PAGE\_BORDER\_NAME

Specifies the default page border used for the current design. Default value is the "B SIZE PAGE". You can change it to any of the Cadence supplied or custom page borders stored in the reference libraries.

#### **Syntax**

DEFAULT\_PAGE\_BORDER\_NAME 'A SIZE PAGE'|'B SIZE PAGE'|'C SIZE PAGE'|'D SIZE PAGE'|'E SIZE PAGE'

#### **Example**

DEFAULT PAGE BORDER NAME 'B SIZE PAGE'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — General page — Page Border — Symbol

#### See Also

**DEFAULT PAGE BORDER VERSION** 

**D** Directives

# **DEFAULT\_PAGE\_BORDER\_VERSION**

Specify the version of the page border symbol in the Version field.

#### **Syntax**

DEFAULT PAGE BORDER VERSION <version number>

#### **Example**

DEFAULT PAGE BORDER VERSION '1'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Page Border — Version

#### See Also

**DEFAULT PAGE BORDER NAME** 

**D** Directives

# DEFAULT\_PHYS\_DES\_PREFIX

The DEFAULT\_PHYS\_DES\_PREFIX directive specifies the prefix string for reference designator values when no PHYS\_DES\_PREFIX is found in Allegro System Capture and Packager-XL.

The DEFAULT\_PHYS\_DES\_PREFIX directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.



DEFAULT\_PHYS\_DES\_PREFIX overrides the default naming convention that Packager-XL uses. DEFAULT\_PHYS\_DES\_PREFIX should only be used for custom reference designator requirements.

#### **Syntax**

default phys des prefix <pattern>;

The default value for the DEFAULT\_PHYS\_DES\_PREFIX directive is U.

#### **Example**

default\_phys\_des\_prefix MYPREFIX;

#### Corresponding UI Option for Allegro System Capture

None

Corresponding UI Option for Design Entry HDL

**D** Directives

# Default\_Search\_Tab

Defines the default, active tab in Part Information Manager. When Part Information Manager is launched, and when you select a classification in Part Information Manager, or when you load search criteria, the tab you define using this directive will be the active tab by default.

The directive is defined in the START\_COMPBROWSER section of the .cpm file.

#### **Syntax**

DEFAULT SEARCH TAB '<Tab Name>'

#### **Example**

DEFAULT SEARCH\_TAB 'Properties'

#### **Corresponding UI Option**

# Default\_ShoppingCart\_Quantity

Lets you define the number of parts that are added to the Shopping Cart.



This directive is applicable only to the database mode.

#### **Syntax**

Default ShoppingCart Quantity 'value'

#### Example

Default ShoppingCart Quantity '1'

#### Corresponding UI Option

Configuration - Setup - General - Default Shopping Cart Quantity

**D** Directives

# Default\_Zoom\_Factor

The Default\_Zoom\_Factor directive specifies the factor by which a symbol is magnified or shrunk in zoom in and zoom out operations

#### **Syntax**

Default Zoom Factor '<VALUE>'

#### **Example**

Default\_Zoom\_Factor '50'

### **Corresponding UI Option for Part Developer**

**D** Directives

# DELETE\_ASCII

Removes the existing ASCII files in your schematic, when you want only binary files to be written.

For more information, see the Design Entry HDL Options dialog box help.

#### **Syntax**

```
where

ON If this directive is set to ON, the .csb file(s) is saved and the .csa file(s), if present, is deleted.

OFF This is the default value.
```

#### **Example**

DELETE ASCII 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

```
Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write — Remove ASCII File
```

#### See Also

**DELETE BINARY** 

**D** Directives

## **DELETE BINARY**

Removes the existing binary files in your schematic, when you want only ASCII files to be written. If this directive is set to ON, the .csa file(s) is saved and the .csb file(s), if present, is deleted.

For more information, see the Design Entry HDL Options dialog box help.

#### **Syntax**

```
where

ON

If this directive is set to ON, the .csb file(s) is saved and the .csa file(s), if present, is deleted.

OFF

This is the default value.
```

#### **Example**

DELETE BINARY 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

```
Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write — Remove Binary File
```

#### See Also

**DELETE ASCII** 

**D** Directives

# delete\_folders\_on\_copyproj

This directive is used when creating a copy of a project in Allegro System Capture. If the project being copied has subfolders, such an output folder, use this directive to skip folders to be copied to the new design.

#### **Syntax**

```
delete folders on copyproj './output/^design name^/foldername'
```

#### **Example**

In this example, two folders, namely bom and packaged under the output folder will not be copied to the newly created project.

#### **Corresponding UI Option for Allegro System Capture**

None

#### See Also

rename folders on copyproj

## DELETE UNATTACHED INVISIBLE PROPS

When a group is created, some properties that are close to the components that are being selected for the group are also included in the group. Use the DELETE\_UNATTACHED\_INVISIBLE\_PROPS directive to remove these properties.

Removing these properties using this directive also ensures that DE-HDL does not delete the invisible properties of components that were not selected.

#### **Syntax**

DELETE UNATTACHED INVISIBLE PROPS 'ON' | 'OFF'

#### **Example**

DELETE UNATTACHED INVISIBLE PROPS 'ON'

Corresponding UI Option for Allegro Design Entry HDL

**D** Directives

# **DESIGN\_TYPE**

Defines the grid type for the schematic.

#### **Syntax**

DESIGN TYPE 'DECIMAL' | 'FRACTIONAL' | 'METRIC'

#### where

DECIMAL Bases drawings on the decimal system (500 units per physical

inch). This is the default value.

FRACTIONAL Bases drawings on 400 units per inch. Components appear 25

percent larger.

METRIC Bases drawings on the metric system (20 units per millimeter;

508 units per inch).

#### Example

DESIGN TYPE 'DECIMAL'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Grid page — Type

**D** Directives

# Detail\_Tab\_Order

Controls the order in which the PPT, Properties, Attributes, and Graphics nodes are displayed in the details pane.

#### **Syntax**

```
Detail Tab Order '<node 1>' '<node 2>' '<node 3>' '<node 4>'
```

#### Example

```
Detail Tab Order 'PPT' 'Properties' 'Attributes' 'Graphics'
```

#### **Corresponding UI Option**

Configuration - Setup - Details - Details Tab Order

**D** Directives

## DIFFPAIR PIN SUFFIX N

Defines the pattern for negative pin polarity of differential pair pins.

Nets or pins are identified as negative polarities when the following *Connectivity Checks* audit rules are run:

- Differential pair net polarity mismatch
- Differential pair pin polarity mismatch

If the polarities of the pins of different ICs connected through a differential pair do not match, the error is flagged based on the patterns defined in this directive.

#### **Syntax**

```
DIFFPAIR_PIN_SUFFIX_N '<pin pattern>'
```

The following pin patters are supported:

```
M, _N, _M, _NX, _NEG, _MINUS, \\-, \\*
```

#### **Example**

```
DIFFPAIR_PIN_SUFFIX_N 'N' 'NX'
```

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Negative Polarity

**D** Directives

# DIFFPAIR PIN SUFFIX P

Defines the pattern for positive pin polarity of differential pair pins.

Nets or pins are identified as positive polarities when the following *Connectivity Checks* audit rules are run:

- Differential pair net polarity mismatch
- Differential pair pin polarity mismatch

If the polarities of the pins of different ICs connected through a differential pair do not match, the error is flagged based on the patterns defined in this directive.

#### **Syntax**

```
DIFFPAIR_PIN_SUFFIX_P '<pin pattern>'
```

#### **Example**

```
DIFFPAIR_PIN_SUFFIX_P 'P' 'PX' '_PX' '_PX' '_POS' '_PLUS' '\\+'
```

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Positive Polarity


**D** Directives

# DiffPair\_Recognition\_Rules

The DiffPair\_Recognition\_Rules directive specifies a set of prefixes and suffixes that Part Developer uses to identify differential pairs in automatic differential-pair creation.

#### **Syntax**

Note: You can use the semicolon as a separator to add multiple naming rules.



The positive pin and negative pin identifiers in a differential pair recognition rule must have the same affix. In other words, a naming rule such as n:SUFFIX,p:PREFIX is not valid.

#### **Example**

```
DiffPair_Recognition_Rules 'n:SUFFIX,p:SUFFIX;-
:SUFFIX,+:SUFFIX;_L:SUFFIX,_H:SUFFIX;_LOW:SUFFIX,_HIGH:SUFFIX'
```

#### **Corresponding UI Option for Part Developer**

None

#### See Also

Default Diffpair Value

Specifying a Naming Convention for Autocreation of Differential Pairs

# **DISABLE\_SMARTPDF\_SMART\_FEATURES**

Inactivates the smart features for Smart PDF when the *Print* dialog box is opened. In case you need the smart features to be inactive when the Print dialog box is opened, set this to ON in the canvas section of cds.cpm file.

#### **Syntax**

DISABLE SMARTPDF SMART FEATURES 'ON' | 'OFF'

The default value of this directive is OFF.

#### **Example**

DISABLE\_SMARTPDF\_SMART\_FEATURES 'OFF'

#### Corresponding UI Option for Allegro X System Capture

# DISALLOW\_MULTIUSER\_PAGE\_OVERWRITE

Stops a user from saving a modified page being locked by another user in a single session of Design Entry HDL even if the lock file (.1ck) is deleted.

#### **Syntax**

DISALLOW MULTIUSER PAGE OVERWRITE 'ON' | 'OFF'

#### **Example**

DISALLOW MULTIUSER PAGE OVERWRITE 'ON'

#### Scenario

User 1 opens a design and edits page 1 of the design. The .1ck file is created for page 1 with ownership of user 1. Another user, user 2, opens the same design and gets the message that page 1 is locked by user 1. User 2 now modifies page 1 and moves to page 2. At this point, user 1 exits the design and the .1ck file is deleted. Now user 2 moves back to page 1. If the DISALLOW\_MULTIUSER\_PAGE\_OVERWRITE directive is set to 'ON', the message stating that the page is locked appears again and user 2 is not able to save page 1. If the directive is set to 'OFF', no message is displayed and user 2 is able to save page 1.

#### Corresponding UI Option for Allegro Design Entry HDL

**D** Directives

# **DISCONNECT\_PIN\_TEXT\_NAME**

When adding pins to a symbol, by default *Display Name* and *Pin ID* are kept as same, and editing *Pin ID* is not allowed. In case you want the *Pin ID* to be different, set this directive to ON in the site.cpm file to make this field editable.

#### **Syntax**

DISCONNECT\_PIN\_TEXT\_NAME 'ON'|'OFF'

The default value is OFF.

#### **Example**

DISCONNECT\_PIN\_TEXT\_NAME 'ON'

### **Corresponding UI Option for Allegro System Capture**

# **DISPLAY\_UNCONNECTED\_PINS**

Defines whether unconnected pins should be displayed on the canvas or not.

### **Syntax**

DISPLAY UNCONNECTED PINS 'OFF' | 'ON'

The default value is ON.

### **Example**

DISPLAY\_UNCONNECTED PINS 'ON'

**D** Directives

# Display\_URL

Defines how you want Part Information Manager to display the option defined in the Datasheet\_URL directive.

For example, setting Display\_URL 'View the Cadence datasheet for @PartNumber@' shows the option as follows:



www.intel.com/content/www/us/en/support/processors/desktop-processors/000006479.html/715969-002

You can specify as many datasheet and display URLs, as required. Ensure however that the number of datasheet URLs is greater than or equal to the number of display URLs. Also make sure that the Datasheet\_URL value matches the column name exactly, including the casing. The DataSheet (and Display) URL option is available from the Search Details tab and from the shopping cart or shopping list.

#### **Syntax**

Display Url '<Column Header>'

#### **Example**

DataSheet\_Url 'http://www.google.co.in/search?hl=en&output=search&sclient=@Part
 Number@.pdf'

#### **Corresponding UI Option**

None

#### See Also

Datasheet URL

# DO\_NOT\_HONOR\_ANNOTATIONS

If this directive is set to ON, only key properties are annotated when you add a new component instance.

#### **Syntax**

DO NOT HONOR ANNOTATIONS 'OFF' | 'ON'

#### **Example**

DO NOT HONOR ANNOTATIONS 'ON'

**D** Directives

# DOC\_GRID\_MULTIPLE

Displays every nth grid line to define where objects can be placed so that pins do not fall offgrid. This ensures the correct connectivity of wires and symbols.

#### **Syntax**

```
value value
value
any number greater than 0.002.
```

#### **Example**

DOC\_GRID\_MULTIPLE '5'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Document Grid — Multiple

- DOC GRID SIZE
- DOC GRID TOGGLE
- DOC GRID TYPE
- LOGIC\_GRID\_MULTIPLE
- SYMBOL GRID MULTIPLE

**D** Directives

# DOC\_GRID\_SIZE

Adjusts the grid size to be smaller or larger for DOC drawings.

#### **Syntax**

```
value value any positive integer greater than or equal to 0.002.
```

#### **Example**

DOC GRID SIZE '0.100'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Document Grid — Size

- DOC GRID MULTIPLE
- DOC\_GRID\_TOGGLE
- DOC GRID TYPE

**D** Directives

# DOC\_GRID\_TOGGLE

Displays or hides the grid for DOC drawings.

#### **Syntax**

DOC GRID TOGGLE 'ON' | 'OFF'

#### **Example**

DOC\_GRID\_TOGGLE 'OFF'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Document Grid check box

- DOC GRID MULTIPLE
- DOC GRID SIZE
- DOC\_GRID\_TYPE

**D** Directives

# DOC\_GRID\_TYPE

Displays the grid for DOC drawings as dots or dashed lines.

#### **Syntax**

DOC GRID TYPE 'DOTS'|'LINE'

#### **Example**

DOC\_GRID\_TYPE 'DOTS'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Document Grid — Style — Lines | Dots

- DOC GRID MULTIPLE
- DOC GRID SIZE
- DOC\_GRID\_TOGGLE

**D** Directives

# DONT\_ALLOW\_UPREV

When set to 'ON', does not allow uprev of pre-16.5 designs to 16.5 or later versions.

Instead of the uprev dialog, DE-HDL displays a message. When you click *OK* in the message box, DE-HDL closes without upreving the design.

This directive can be used to control the uprev of designs to post-16.5 releases to ensure that synchronization steps are executed before the design is uprev-ed.

#### **Syntax**

DONT ALLOW UPREV 'ON' | 'OFF'

#### **Example**

DONT ALLOW UPREV 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

**D** Directives

# DONT\_FORCE\_ORIGIN\_ONGRID

This directive can be used for designs whose component origin is off the grid, but whose pins are on the grid.

When the directive is ON and you move components, DE-HDL moves component by grid units. As a result, off-the-grid components stay off the grid, and on-the-grid components remain on the grid.

When OFF, by default, DE-HDL moves components to the grid by calculating the final position of the component after it is moved.

**Note:** Sometimes, you might have off-the-grid properties attached to schematic pages or bodies. In certain cases, you might want these properties placed off the grid while maintaining relative distance from the grid when using the Copy Repeat or Move commands. For this, you could use the SET command to turn this directive on or off from within DE-HDL instead of turning it on in the .cpm file.

#### **Syntax**

DONT FORCE ORIGIN ONGRID 'ON' | 'OFF'

#### **Example**

DONT FORCE ORIGIN ONGRID 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

**D** Directives

# DONT\_SET\_OFFSET\_PINNUMBER

This directive can be used to disable the offset on pin numbers when moving or placing pins in the symbol view.

Unlike pin names and pin text, pin numbers are usually placed over pin stubs. Therefore, to avoid an overlap with pin stubs or symbol bodies, numbers are placed with a slight offset (10 units on the x and y directions). You can switch the offset off, if needed.

#### **Syntax**

DONT SET OFFSET PINNUMBER 'ON' | 'OFF'

#### **Example**

DONT SET OFFSET PINNUMBER 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

**D** Directives

# DONT\_SHOW\_CM\_DLG

When you launch Constraint Manager from Design Entry HDL, a message pops up to prompt you that the current version of Constraint Manager connected to Design Entry HDL is compatible only with the corresponding version of Allegro PCB Editor and Allegro SI version. You can hide this dialog box, by setting this directive to ON.

#### **Syntax**

DONT SHOW CM DLG 'ON' | 'OFF'

#### **Example**

DONT\_SHOW\_CM\_DLG 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Edit — Constraints — Compatibility with PCB Editor and Allegro SI dialog box — Don't show me the message again check box

**D** Directives

# DOT\_COLOR

Changes the default dot color on a schematic drawing.

#### **Syntax**

```
DOT_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

#### **Example**

DOT COLOR 'white'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Dot

- BACKGROUND COLOR
- ARC COLOR
- HIGHLIGHT\_COLOR
- SYMBOL COLOR
- WIRE COLOR

**D** Directives

# **DOTS**

Adds open or filled dots at wire connections.

### **Syntax**

DOTS 'FILLED' | 'OPEN'

### **Example**

DOTS 'FILLED'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Dots — Style — Open/Filled

#### See Also

**DOT COLOR** 

**D** Directives

# **DPPIN\_PREFIX**

Use this directive to specify the default prefix string to be used for naming differential pairs for pins.

#### **Syntax**

```
dppin prefix '<string>'
```

#### **Example**

```
dppin_prefix 'DP_'
```

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Differential Pairs — Prefixes for Differential Pair Names — For Pins

- <u>DPPIN\_RULES</u>
- DPSIG\_PREFIX
- DPSIG RULES

**D** Directives

# **DPPIN\_RULES**

Use this directive to specify the characters that are used as suffixes or prefixes with the pin names to indicate the pins of a differential pair.

#### **Syntax**

```
dppin rules '<character>;<S or P>;<character>;<S or P>'
```

Where S and P represent the suffix and prefix respectively.

#### **Example**

dppin rules '-;S;+;S'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Differential Pairs — Formats for Naming Differential Pair Pins

- <u>DPPIN\_PREFIX</u>
- DPSIG\_PREFIX
- DPSIG RULES

**D** Directives

# **DPSIG\_PREFIX**

Use this directive to specify the default string prefix to be used for naming differential pair for signals.

#### **Syntax**

dppin prefix '<prefix>'

#### **Example**

dppin prefix 'DS '

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Differential Pairs — Prefixes for Differential Pair Names — For Signals

- <u>DPPIN\_PREFIX</u>
- <u>DPPIN\_RULES</u>
- DPSIG RULES

**D** Directives

# **DPSIG\_RULES**

Use this directive to specify the characters that are used as suffixes or prefixes with the signal names to indicate the member nets of a differential pair.

#### **Syntax**

dpsig\_rules <character>;<character>;<S or P>

Where S and P represent suffix and prefix respectively.

#### **Example**

dpsig rules '-;+;S'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Differential Pairs — Formats for Naming Differential Pair Signals

- <u>DPPIN PREFIX</u>
- <u>DPPIN\_RULES</u>
- DPSIG PREFIX

**D** Directives

# DRAWING\_BROWSER

Activates the View Open dialog box when you enter the *edit* command in the console window and then press Return.

#### **Syntax**

DRAWING BROWSER 'ON' | 'OFF'

#### **Example**

DRAWING BROWSER 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Drawing Browser

- COMPONENT\_BROWSER
- LIBRARY\_BROWSER

### DRC ERROR

Specifies a comma separated list of DRC rules which, if fail, are reported as errors in the violation window on running DRC checks.

#### **Syntax**

DRC\_ERROR '<list\_of\_DRC\_rules>'

list\_of\_DRC\_rules

The list of DRCs include, but not restricted to the following rules:

- asda\_inst\_note\_overlap
- asda\_inst\_overlap
- asda\_inst\_prop\_offset
- asda\_inst\_prop\_overlap
- asda\_inst\_seg\_overlap
- asda\_iscline\_present
- asda\_jedec\_type
- asda\_min\_wire\_spacing
- asda\_missing\_asymm\_function
- asda\_missing\_split\_function
- asda\_note\_overlap
- asda\_note\_prop\_overlap
- asda\_prop\_overlap
- asda\_seg\_note\_overlap
- asda\_seg\_prop\_overlap
- asda\_single\_node\_net
- asda\_unconnected\_diffpair\_signal
- asda\_unconnected\_pin
- asda\_wire\_prop\_offset

**D** Directives

### Example

DRC\_ERROR 'asda\_unconnected\_pin', 'asda\_missing\_asymm\_function',
'asda\_missing\_split\_function'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Design Rule Check

Product Version 23.1

All Rights Reserved.

**D** Directives

# **DRC\_INFO**

Specifies a comma separated list of DRC rules which, if fail, are reported as information in the violation window on running DRC checks.

### **Syntax**

### **Example**

```
DRC_INFO 'asda_note_overlap', 'asda_note_prop_overlap',
'asda single node net'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Design Rule Check

**D** Directives

# DRC\_WARN

Specifies a comma separated list of DRC rules which, if fail, are reported as warnings in the violation window on running DRC checks.

### **Syntax**

#### **Example**

```
DRC WARN 'asda single node net', 'asda min wire spacing', 'asda inst overlap'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Design Rule Check

**D** Directives

# dump\_FileName

Specifies the name of the dump file that contains up-to-date revision information about cells and blocks in Library Revision Manager. If you do not provide a file name, the default name, lrmDumpFile.lrmDump, is used.

#### **Syntax**

dump FileName '<name of file>'

#### Example

dump FileName 'LRM11.lrmDump'

### **Corresponding UI Option**

7

# **E Directives**

This chapter lists the CPM directives that start with  ${\mathbb E}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**E** Directives

# **EDIT\_PHYSICAL\_NET\_NAME**

Set this directive to enable or disable editing of Physical Net Names.

### **Syntax**

```
EDIT_PHYSICAL_NET_NAME 'OFF'|'ON'
where
```

ON Editing of Physical Net Names is enabled.

OFF Editing of Physical Net Names is disabled.

### **Example**

```
EDIT PHYSICAL NET NAME 'OFF'
```

### **Corresponding UI Option**

# EDIT\_PHYSICAL\_SPACING\_CONSTRAINTS

This directive controls the editing of physical and spacing constraints in Design Entry HDL-Constraint Manager.

When the directive value is set to ON, the logic designer can view and edit physical and spacing constraints in Design Entry HDL-Constraint Manager.

When the directive value is set to OFF, logic designers can **only view** the physical and spacing constraints in Design Entry HDL-Constraint Manager. Designers cannot edit these constraints. Constraint values can be captured only in the physical layout. When the layout is synchronized with the logic design, these constraints flow from the layout to the logic design and are available for viewing in the logic design. During the front to back flow, these constraints are not transferred from the logic design to the layout.

Electrical constraints are always editable and are synchronized during the front to back and back to front flows.

You can lock the directive at the site level by setting the following in site.cpm:

```
START_CONSTRAINT_MGR_CONTROL_SETTINGS

EDIT_PHYSICAL_SPACING_CONSTRAINTS \LOCK'

END_CONSTRAINT_MGR_CONTROL_SETTINGS
```

#### **Syntax**

```
EDIT PHYSICAL SPACING CONSTRAINTS 'ON' | 'OFF'
```

#### Example

```
START_CONSTRAINT_MGR
EDIT_PHYSICAL_SPACING_CONSTRAINTS 'OFF'
END_CONSTRAINT_MGR
```

#### Corresponding UI Option for Allegro Design Entry HDL

**E** Directives

# EDITABLE\_IMPORT\_TABLE

The tables created with data being sourced from a CSV file are read only, by default. These tables cannot be edited. Set the value of this directive to 'True' to edit the tables imported from the csv file.

#### **Syntax**

EDITABLE IMPORT TABLE 'TRUE' | 'FALSE'

#### **Example**

EDITABLE IMPORT TABLE 'TRUE'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - General - Allow Editing of Table created using CSV File

- MAX\_ROW\_IMPORT\_TABLE
- MAX\_COL\_IMPORT\_TABLE

**E** Directives

# **ELECTRICAL\_CONSTRAINTS**

When this directive is set to ON, the Enable Export option is available in the Export Physical dialog. When a project is created, this directive is set to OFF by default. When Constraint Manager is launched from Design Entry HDL, the directive is set to ON and the *Enable Export* option is checked ON in the Export Physical dialog.

#### **Syntax**

ELECTRICAL\_CONSTRAINTS 'ON' | 'OFF'

on	When the value is set to on, it enables the <i>Enable Export</i> option in the Export Physical dialog. The default value for the ELECTRICAL_CONSTRAINTS directive is ON.
off	When the value is set to off it disables the <i>Enable Export</i> option in the Export Physical Form

Release 16.6 onwards, this directive is set to ON by default.

#### **Example**

ELECTRICAL\_CONSTRAINTS 'ON'

**E** Directives

# **ELECTRICAL\_LOW\_STRESS\_LEVEL**

Displays the components under the safe stress level in the *Electrical Stress Results* report based on the specified value. For example, if the specified value is 30, a component stressed below 30% is flagged.

#### **Syntax**

ELECTRICAL\_LOW\_STRESS\_LEVEL '<Value>'

#### **Example**

ELECTRICAL\_LOW\_STRESS\_LEVEL '40'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Electrical Stress Settings – Devices tab – Parameter Settings - Safestress Level(%)

#### See Also

■ ELECTRICAL OVER STRESS LEVEL

**E** Directives

# **ELECTRICAL\_OVER\_STRESS\_LEVEL**

Displays the components that exceed the over stress level in the *Electrical Stress Results* report based on the specified value. For example, if the specified value is 80, a component stressed above 80% is flagged.

#### **Syntax**

ELECTRICAL\_OVER\_STRESS\_LEVEL '<Value>'

#### **Example**

ELECTRICAL\_OVER\_STRESS\_LEVEL '85'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Electrical Stress Settings – Devices tab – Parameter Settings - Overstress Level(%)

#### See Also

■ ELECTRICAL LOW STRESS LEVEL

**E** Directives

# **ENABLE\_ALPHANUMERIC\_CUSTOMKEYS**

Allows you to set custom alphanumeric shortcut keys for commonly used commands in DE-HDL. When set to ON, you can add alphanumeric shortcut keys to the concepthdl\_keys.txt file as well as set alphanumeric shortcut keys from the *Tools* — *Customize* menu option.

For more information about setting shortcut keys, refer to the <u>Customizing Keys</u> section of Allegro Design Entry HDL Reference Guide.

#### **Syntax**

ENABLE ALPHANUMERIC CUSTOMKEYS 'ON' | 'OFF'

#### **Example**

ENABLE ALPHANUMERIC CUSTOMKEYS 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Customize — Keys tab

# ENABLE\_FONT\_BASED\_BBOX\_COMPUTATION

Computes the size of text based on the font used for symbols.

In Rules Checker, bounding boxes for text and properties in a schematic or symbol are computed based on the string length and default width of the ConceptFont.

If you use a different font for symbol text, you can use this directive. This ensures that when body rules with overlap checks are selected, Rules Checker calculates the size of symbol text (schematic text is not supported in this release) based on the font used.

This directive is set to ON by default.

#### **Syntax**

ENABLE FONT BASED BBOX COMPUTATION 'ON' | 'OFF' | '0' | '1' | 'TRUE' | 'FALSE'

#### **Example**

ENABLE\_FONT\_BASED\_BBOX\_COMPUTATION 'OFF'

#### **Corresponding UI Option for Design Entry HDL**

# ENABLE\_SEL\_LOGICAL\_UPDATE\_VDD

When set to ON, this directive allows you to update selected design differences from the *Visual Design Differences* pane in System Connectivity Manager.

The following two options are available in the *Visual Design Differences* pane when this directive is set to ON:

- Update All: Updates design and constraint differences
- Update Selected Items Only: Updates only the selected design differences. Constraint differences cannot be updated with this option. Choose Update All to update constraint differences.

For more information about updating selected design differences, refer to the <u>Updating</u> <u>Design Differences in System Connectivity Manager</u> section of <u>System Connectivity Manager User Guide</u>.

#### **Syntax**

ENABLE SEL LOGICAL UPDATE VDD 'ON' | 'OFF'

#### **Example**

ENABLE\_SEL\_LOGICAL\_UPDATE\_VDD 'ON'

#### **Corresponding UI Option for System Connectivity Manager**

# ERR\_OK\_NET\_ONE\_PIN\_MULTI\_NODES

Set this directive if you want an error to be reported when a net is connected to more than one component pin in a design.

When this directive is ON and is used with the OK\_NET\_ONE\_PIN property attached to a net, DE-HDL displays an error message similar to the following when you save the design or hierarchy:

The '%s' net is connected to more than one component pin but it has the 'OK\_NET\_ONE\_PIN' property.

The 'OK\_NET\_ONE\_PIN' property should be specified only for nets that are connected to one pin. Check the connections for the net and if required, delete the 'OK\_NET\_ONE\_PIN' property from the net.

If you package the design without saving it or the design hierarchy, DE-HDL displays only a warning. The error is reported in the pxl.log report.

For more information about the OK\_NET\_ONE\_PIN property, refer to the OK NET ONE PIN section of the Allegro Platform Properties Reference guide.

#### **Syntax**

```
ERR OK NET ONE PIN MULTI NODES 'ON' 'OFF'
```

#### **Example**

```
START_NETLIST

ERR_OK_NET_ONE_PIN_MULTI_NODES 'ON'

END_NETLIST
```

### **Corresponding UI Option for Allegro Design Entry HDL**

**E** Directives

# **ERROR\_MESSAGES**

Specifies where you want error messages to display.

#### **Syntax**

ERROR MESSAGES 'DIALOG'|'COMMANDPANE'|'SUPPRESS'

where

DIALOG If you set the value to Dialog, Design Entry HDL displays the

messages in a dialog box.

COMMANDPANE If you set this directive to COMMANDPANE, Design Entry HDL

displays the messages in the Console Command Window.

SUPPRESS If you set the variable to SUPPRESS Design Entry HDL does

not display the type of messages.

#### **Example**

ERROR MESSAGES 'DIALOG'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Messages — Error

- FATAL MESSAGES
- INFORMATIONAL MESSAGES
- WARNING MESSAGES

**E** Directives

# ERROR\_NO\_CSB\_FILES

Pages in designs created in Design Entry HDL are saved as ASCII and binary design data files with a .csa and .csb extension respectively. When a design has .csa files, it must have corresponding .csb files, although a design can have .csb files without corresponding .csa files.

CRefer currently uses logical page numbers to map cross-references for signals on the schematic. If there is a mismatch between pages because of missing . csb files, the resulting cross-references do not point to the right physical page numbers, since they point to the logical page numbers.

In such cases, this directive is useful. If .csb files corresponding to .csa files in a design are missing, CRefer displays an error message when this directive is set to ON. The error lists the missing .csb files in the design that you are cross-referencing and will exit. The missing .csb files can be regenerated by saving the required pages.

When this directive is set to OFF, CRefer will prompt you about missing .csb files as a warning. It will ignore these missing pages and continue.

This directive is set to ON by default.

#### **Syntax**

ERROR\_NO\_CSB\_FILES 'ON'|'OFF'

#### **Example**

ERROR\_NO\_CSB\_FILES 'ON'

#### **Corresponding UI Option**

# ERROR\_ON\_PARTIAL\_INSTANTIATION\_OF\_HSS

Use this directive to ensure that a design is packaged only when the hierarchical split blocks are completely instantiated in the design.

### **Syntax**

ERROR\_ON\_PARTIAL\_INSTANTIATION\_OF\_HSS 'ON' | 'OFF'

on	When the value is set to on, Packager-XL stops processing if there are <i>partially instantiated</i> hierarchical split blocks present in the design.
off	When the value is set to off, Packager-XL continues to process even if there are partially instantiated hierarchical split blocks present in the design.

By default, this directive is set to 'OFF'.

#### **Example**

ERROR\_ON\_PARTIAL\_INSTANTIATION\_OF\_HSS 'ON'

**E** Directives

# ETCH\_REMOVAL

This directive corresponds to the *Allow Etch Removal During ECO* check box in the Export Physical dialog.

If a pin is removed from a net because of an engineering change order (ECO), use this directive to specify that the etch be ripped up from a removed pin to the closest T connection or pin.

Do not select this option if you want PCB Editor to rip up the etch interactively.

#### **Syntax**

```
etch removal 'ON'|'OFF'|'YES'|'NO'|'1'|'0'
```

#### **Example**

```
etch removal 'NO'
```

### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Allow Etch Removal During ECO check box

- GEN PSTFILES
- IGNORE FIXED
- **■** LAUNCH OPTION
- OVERWRITE\_CONSTRAINTS

**E** Directives

# exclude\_autoupdate\_props

Use this directive to specify injected property value mismatches that you do not want LRM to auto-update even when the auto\_update\_minor\_ptf has been set to AUTO.

#### **Syntax**

```
exclude autoupdate props 'rop1>' 'cprop2>' 'cprop3>'
```

### Example

exclude\_autoupdate\_props 'VALUE' 'COST'

### **Corresponding UI Option**

None

#### See Also

auto update minor ptf

**E** Directives

# **EXCLUDE\_FILE\_PATH**

Using this directive, you can specify the name of the file that contains the file names or extensions, or folder names that you want excluded when archiving a project.

### **Syntax**

EXCLUDE FILE PATH <excludes.txt>


#### where

excludes.txt contains file names or extensions, or folder names that need to be excluded. Specify at least one string. All the strings must be specified on a separate line in the file.

**Note:** Specify the name of the file along with the path.

### **Example**

EXCLUDE FILE PATH 'c:/excludes.txt'



When archiving a project, to exclude:

- all the lock files in the design, add .lck to the excludes file.
- a folder named physical, add physical to the excludes file.
- a file named sessionlog.txt, add sessionlog.txt to the excludes file.

### **Corresponding UI Option**

**F** Directives

# **EXCLUDE\_PPT**

The EXCLUDE\_PPT directive is used to prevent the loading of following files:

- 1. Ptf files when directories are specified using the PPT or USE\_LIBRARY\_PPT directives.
- 2. Cell level ptf files.

The ptf files are identified by a .ptf file extension.

If you specify the name <code>lsttl</code>, Packager-XL excludes any file with this name, and any file named <code>lsttl</code> with a <code>.ptf</code>. You cannot use the <code>EXCLUDE\_PPT</code> directive in conjunction with the <code>INCLUDE\_PPT</code> directive. If both directives are specified, an error message is generated and the <code>EXCLUDE\_PPT</code> directive is ignored.

- You must specify the EXCLUDE\_PPT directive in the Part Table section of the Project Setup form.
- You can use the EXCLUDE\_PPT directive for file names only.

## **Syntax**

```
EXCLUDE pptfile name [,pptfile name]...;
```

pptfile_name	The name of the part table file. The file extension .ptf is
	optional.

The default value for the EXCLUDE\_PPT directive is none.

#### **Example**

If you have the following directives:

```
PPT /lib/ptfs;
EXCLUDE_PPT sim.ptf;
```

and if the contents of the /lib/ppts directory are as follows:

```
lsttl.ptf
analog.ptf
sim.ptf
```

Packager-XL loads the lsttl.ptf and analog.ptf files.

**E** Directives

# **EXCLUDE\_VIEW**

Using this directive, you can specify the name of the view you want excluded when archiving a project.

**Note:** This directive is always used in conjunction with the EXCLUDE FILE PATH directive.

## **Syntax**

EXCLUDE VIEW <view name>

#### where

<view name> is the name of the view.

## **Example**

When archiving a project, if you want to exclude the sch\_1 view, specify:

```
EXCLUDE_VIEW 'sch_1'
```

For more information about different views, refer to the <u>Selecting Views for the Project</u> section of *Allegro Project Manager User Guide*.

## **Corresponding UI Option**

**E** Directives

# **EXPLICIT\_BASE\_NET\_IDENTIFIER**

Defines the text to be displayed on winning or base net names in Allegro System Capture designs to make it easier to identify them.

# **Syntax**

EXPLICIT BASE NET IDENTIFIER <text to be shown as the suffix for the base net>

## **Example**

EXPLICIT\_BASE\_NET\_IDENTIFIER <{base net}>

# **Corresponding UI Option**

None

### See Also

**BASE NET OVERLAY** 

**E** Directives

# **EXPORT**

Allows you to specify the information to be exported to the published PDF document. The value of this directive identifies which layers are exported to the published PDF document and which are not

### **Syntax**

EXPORT '<decimal\_value>'

For each layer, a bit is set in the directive value. To set the bit, you need to add the decimal corresponding values of the layer for the EXPORT and <u>VISIBLE</u> directives. For example, if you want to export the Component (value = 2), Nets (value = 4), Pin Numbers (value = 8), and Signal Names (value = 16) layers, you would add the corresponding values for the layers and assign the resultant value, 30, to the EXPORT directive. The decimal value for each layer is listed in the table below.

Layer	Description	Decimal Value of the Layer
Page Border & Title Block	Published to the PDF document by default.	1
Component	Published to the PDF document by default.	2
Nets	Published to the PDF document by default.	4
Pin Numbers	This attribute is attached to a pin as specified in the chips.prt file. Pin numbers are published to the PDF document by default. Pin numbers with '?' and '#' in their names are not exported to the published PDF document.	8
Signal Names	This attribute is attached to signals. Signal names are published to the PDF document by default.	16

**E** Directives

Layer	Description	Decimal Value of the Layer
Cross Reference	This attribute lets you traverse cross- references within the schematic. Cross-references are translated to links on the published PDF document. By default, cross reference attributes are exported to the PDF document.	32
Section and Reference Designator attributes	Published to the PDF document by default.	64
Visible Net attributes	All the net attributes for which the visibility has been set to true in the Attributes dialog box. Published to the PDF document by default.	128
Visible Component attributes	All the component attributes for which the visibility has been set to true in the Attributes dialog box. Published to the PDF document by default.	256
Invisible attributes	This option refers to the invisible properties of nets, components, and pins. This layer corresponds to only those properties of nets, pins, and components which are not visible on schematic canvas. This layer appears in the published PDF document only if you export invisible properties to the PDF document. By default, invisible properties are not published to the PDF document.	512

**E** Directives

Layer	Description	Decimal Value of the Layer
Constraints	By default, constraints are not published to the PDF document. To publish constraints, you need to create placeholders in the schematic and publish the PDF document in the Occurrence Edit mode. Constraints which do not have placeholder in schematic are not exported to the PDF document.	1024
Notes	By default, notes are not published to the PDF document.	2048

# Example

EXPORT '511'

# **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Layers — Export to File

### See Also

**VISIBLE** 

**PRINTLAYER** 

**E** Directives

# **Export\_Csv\_Delimeter**

The Export\_Csv\_Delimeter directive specifies the character to be used as the delimiter in the CSV file created in CSV export.

# **Syntax**

Export Csv Delimeter '<delimiter>'

# **Example**

Export\_Csv\_Delimeter ','

# **Corresponding UI Option for Part Developer**

**E** Directives

# Export\_Csv\_Replace\_<property>

The Export\_Csv\_Replace\_property> directives specify the row and column labels that are to be written in the CSV file to store information about different package and pin properties from the exported part.

**Note:** Package properties are written as rows and pin properties are written in columns.

Directives for the following properties are supported:

- assertionchar
- jedectype
- packagename
- pinlocation
- pinname
- pinnumber
- pinposition
- pintype
- symbol

## **Syntax**

### **Example**

Export\_Csv\_Replace\_assertionchar 'ASSERTION\_CHAR'

## **Corresponding UI Option for Part Developer**

# Export\_ViewLogic\_Visibility\_<property>

The Export\_ViewLogic\_Visibility\_property> directive controls the visibility of the following pin properties:

- pin name
- pin number
- pin type

### **Syntax**

Export ViewLogic Visibility <PinName|PinNumber|PinType> '<1|0>'

# **Example**

Export ViewLogic Visibility PinName '1'

# **Corresponding UI Option for Part Developer**

# EXTERNAL\_ALLEGRO\_BOARD\_FOLDER

Specify the location where you want the external board files to be generated.

### **Syntax**

EXTERNAL\_ALLEGRO\_BOARD\_FOLDER '<path>'
where

<path>

Specify the path where you want the external board files to be generated.

## **Example**

EXTERNAL ALLEGRO BOARD FOLDER './output/external allegro boards'

# **Corresponding UI Option**

8

# **F Directives**

This chapter lists the CPM directives that start with  ${\mathbb F}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# F2B\_OVERWRITE\_CONSTRAINTS

This directive controls how constraints are synchronized during the front to back flow.

If this directive is set to ON, all the constraints in the physical layout are overwritten by the constraints propagated from the logic design.

If this directive is set to OFF, constraints from the logic design are merged into the layout using the Changes Only mode. This means that only those constraints that have been modified in the logic database since the last synchronization between the logic design and the layout are transferred from the logic design to the layout. Constraints that have been updated in the layout since the last synchronization are not updated in the front to back flow. This allows users to capture constraints in the logic design and the layout concurrently with no loss of data.

If this directive is set in the .cpm file, the OVERWRITE\_CONSTRAINTS directive is ignored during the front to back flow.

You can also lock the directive at the site level. This ensures that if changes are being made simultaneously in the logic design and the layout, then the layout changes are not overwritten. Define the directive in site.cpm as follows:

```
START_PKGRXL_CONTROL_SETTINGS

F2B_OVERWRITE_CONSTRAINTS 'LOCK'

END_PKGRXL_CONTROL_SETTINGS
```

#### **Syntax**

```
F2B_OVERWRITE_CONSTRAINTS 'ON' | 'OFF'
```

### **Example**

```
START_PKGRXL

F2B_OVERWRITE_CONSTRAINTS 'ON'
```

### Corresponding UI Option for Design Entry HDL

F Directives

# FATAL\_MESSAGES

Controls where to display the fatal messages flagged by Design Entry HDL.

### **Syntax**

FATAL MESSAGES 'DIALOG' | 'COMMANDPANE' | 'SUPPRESS'

where

DIALOG If you set the value to Dialog, Design Entry HDL displays the

messages in a dialog box.

COMMANDPANE If you set this directive to COMMANDPANE, Design Entry HDL

displays the messages in the Console Command Window.

SUPPRESS If you set the variable to SUPPRESS Design Entry HDL does

not display the type of messages.

## **Example**

FATAL MESSAGES 'DIALOG'

## Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — General page — Messages — Fatal

#### See Also

- ERROR MESSAGES
- INFORMATIONAL MESSAGES
- WARNING MESSAGES

F Directives

# **FEEDBACK**

The FEEDBACK directive enables you to run Packager-XL in feedback mode. This directive operates identically to the -f command line option.

If no state file exists, you must run Packager-XL in forward mode to create the state file before running the Packager-XL in the feedback mode. You can specify more than one pst feedback option. However in PCB Editor, only the PCB Editor option is required. The other options are for layout packages other than PCB Editor.

## **Syntax**

FEEDBACK off|feedback\_type[,feedback\_type]...;

off	Packager-XL reads and packages the design in forward mode; it does not run in feedback mode.
	Packager runs in feedback mode. The possible feedback types include:
type	allegro - Packager-XL reads the design and the state file, pxl.state, as well as output files generated by a2fet, and updates the design and the state file.
	pstfnet - The file type is FEEDBACK_NETLIST. Packager-XL reads the design, the state file, the pxl.state file, and the pstfnet.dat file, and updates the state file and the design.
	■ pstprtx - The file type is PART_TRANS. Packager-XL reads the design, the state file, the pxl.state file, and the pstprtx.dat file, and updates the design and the state file.
	■ pstsecx - The file type is SECTION_TRANS. Packager-XL reads the design, the state file, the pxl.state file, and the pstsecx.dat file, and updates the design and the state file.
	pstnetx - The file type is NETLIST_TRANS. Packager-XL reads the design, the state file, the pxl.state file, and the pstnetx.dat file, and updates the design and the state file.

The default value for the FEEDBACK directive is off.

### **Example**

FEEDBACK allegro;

FEEDBACK pstprtx, pstsecx, pstnetx;

# FIDUCIAL\_FOOTPRINT\_NAME\_PATTERN

Defines footprint patterns that identify components as fiducials for the following rules in a schematic audit:

- Fiducials not present
- Fiducials present is less than the minimum specified limit

### **Syntax**

FIDUCIAL\_FOOTPRINT\_NAME\_PATTERN '<pin pattern>'

### **Example**

FIDUCIAL\_FOOTPRINT\_NAME\_PATTERN 'FID'

## **Corresponding UI Option in Allegro System Capture**

Graphical Rule - Invalid Net Name - Configure - Schematic Audit Settings - Rules

F Directives

# FIDUCIAL\_MIN\_NUMBER

Defines the minimum number of fiducials that should be present in a design. If the design does not have the required number of fiducials, a violation is reported.

This directive is used when the Fiducials present is less than the minimum specified limit audit rule is used.

## **Syntax**

FIDUCIAL\_MIN\_NUMBER '<Number>'

### **Example**

FIDUCIAL\_MIN\_NUMBER '2'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity - Configure - Schematic Audit Settings - Rule

F Directives

# FILTER\_CONFLICTING\_PROP

The FILTER\_CONFLICTING\_PROP directive specifies the names of the properties to be filtered from the pstprop.dat file. You can list any number of properties to be omitted.

# **Syntax**

FILTER CONFLICTING PROP property [,property ] ...;

property	Any property used in the Design Entry drawings.

The default value for the FILTER\_CONFLICTING\_PROP directive is none.

### **Example**

FILTER CONFLICTING PROP SEC;

# FILTER\_PROP\_CNS\_IMPORT

The properties specified in this directive are filtered out during importing DE-HDL import design. These are DE-HDI specific properties not required in System Capture.

# **Syntax**

```
FILTER_PROP_CNS_IMPORT ' roperty name1>' ' roperty name2>'
'' roperty name3>' ' roperty name4>'
```

### **Example**

```
FILTER_PROP_CNS_IMPORT 'VLOG_PARAM' 'VLOG_PARAM01' 'VLOG_PARAM02' 'VLOG_PARAM03' 'VLOG_PARAM04' 'VLOG_PARAM05' 'VLOG_PARAM06' 'VLOG PARAM07' 'VLOG PARAM08' 'VLOG PARAM09'
```

F Directives

# FILTER\_PROPERTY

The FILTER\_PROPERTY directive specifies the properties to be omitted from the output files. You can list any number of properties to be omitted. You can enter the FILTER\_PROPERTY directive as many times as needed in the project file.

# **Syntax**

```
FILTER PROPERTY property [,property ] ...;
```

property	Any property used in the Design Entry drawings.
----------	---

The default value for the FILTER\_PROPERTY directive is none.

# **Example**

FILTER\_PROPERTY drawing, dir, xy, ver;

F Directives

# **FilterZeroNet**

Controls the flow of zero node nets from System Capture to PCB Editor. By default, this directive is set to  ${}^{\circ}\mathrm{ON}{}^{\circ}$ . Consequently, all zero nodes in front-end are filtered and not passed on to the back-end in the front-to-back flow. This prevents these zero node nets from being reported as differences. To suppress this behavior and include zero node nets in differences, change the value for this directive to  ${}^{\circ}\mathrm{OFF}{}^{\circ}$ .

## **Syntax**

FilterZeroNet 'OFF'|'ON'

## **Example**

FilterZeroNet 'OFF'

Note: This directive is available from ISR 44 onwards.

F Directives

# FLATTEN BLOCK ON ADD

If you would like to use the sheets of a hierarchical block in a flat design, you can set this directive. After setting it, when you add a block instance, the sheets of the block are added to the current design. Note that the design hierarchy is not added to the design; only the flat schematic sheets. The block that you want to add to a design must be a single level of hierarchy. This directive is not supported for Design Entry HDL scripts in a nongraphical mode.

With this directive ON, when you click the Add button in Part Information Manager and select a flat block, the Import Design dialog is opened. After you select the block that you want to import, all the pages in the block are automatically selected. You cannot deselect any of these pages. When you then click the Import button, the Import Design dialog is displayed with the destination design. The page before which the sheets will be added is also already populated.

When you click OK in this dialog, the sheets in the block are imported flattening the block pages in the current design.

If you use this option, make a note of the following points:

- Constraint data is lost for the objects in the block being flattened.
- ☐ If port objects were specified in the block which is being flattened, these ports will be irrelevant to the root design.
- □ No block reuse data will be used for packaging the flattened sheets.
- □ Sheet import will fail if read-only sheets are present after the current page.

### **Syntax**

FLATTEN BLOCK ON ADD 'ON' | 'OFF'

#### Example

FLATTEN BLOCK ON ADD 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

F Directives

# FORCE\_PTF\_ENTRY

The FORCE\_PTF\_ENTRY directive enables Packager-XL to verify that the ppt files are present in the cell view for all instances, and a ppt entry is defined for each instance in the ppt file.

# **Syntax**

FORCE\_PTF\_ENTRY 'OFF' | 'ON'

on	When the value is set to on, Packager-XL verifies that the ppt files are present in the cell view for all instances, and a ppt entry is defined for each instance in the ppt file.
off	When the value is set to off, Packager-XL does not verify whether or not the ppt files are present in the cell view for all instances. Packager-XL will also not verify whether or not a ppt entry is defined for each instance in the ppt file.

Product Version 23.1

All Rights Reserved.

F Directives

# FORCE\_SUBDESIGN

The FORCE\_SUBDESIGN directive reads the corresponding subdesign state file and applies packaging from the state file to every instance of the subdesign in the top-level design.

This is the recommended way to use subdesigns. If you have made changes to the subdesign, these changes are propagated to all instances of the subdesign.

In the feedback mode, instances that have this directive applied on them read the subdesign state file and revert to the value they had in the schematic and ignore any new value that PCB Editor might have assigned to them.

### **Syntax**

FORCE SUBDESIGN subdesign[, subdesign ] ...;

subdesign	A subdesign (hierarchical block) for which a state file has been previously created by using the GEN_SUBDESIGN directive. The subdesign name is the same as the drawing name used in Design Entry.
-----------	--

The default value for the FORCE\_SUBDESIGN directive is none.

### Example

FORCE SUBDESIGN counter;

F Directives

# FORMAT\_CREF\_REPORTS

When this directive is set to OFF, CRefer creates text reports for basenets, netsbypage, and synonyms with all columns starting on different rows causing increased number of schematic report pages. Further, setting the FORMAT\_CREF\_REPORTS directive to OFF prevents zone wrapping.

By default, this directive is set to ON.

**Note:** It is recommended that you avoid changing the value of the FORMAT\_CREF\_REPORTS directive.

#### **Value**

FORMAT CREF REPORTS 'ON' | 'OFF'

## **Example**

FORMAT\_CREF\_REPORTS 'ON'

9

# **G** Directives

This chapter lists the CPM directives that start with G and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**G** Directives

# **GEN\_PSTFILES**

Use this directive to specify whether to package the System Connectivity Manager design before exporting it to the physical layout tool.

### **Syntax**

```
gen pstfiles 'TRUE'|'FALSE'|'1'|'0'
```

### **Example**

gen pstfiles 'TRUE'

# **Corresponding UI Option for System Connectivity Manager**

Project —Export — Physical — Generate Package file

### See Also

- ETCH REMOVAL
- IGNORE\_FIXED
- LAUNCH\_OPTION
- OVERWRITE CONSTRAINTS

**G** Directives

# **GEN\_SUBDESIGN**

The GEN\_SUBDESIGN directive is used to specify the modules (hierarchical blocks) for which you want to generate subdesign state files. If Packager-XL finds an instance of a subdesign with the SUBDESIGN\_SUFFIX property, it uses that instance as the source for generating the subdesign state file. Otherwise, it uses the first instance of the subdesign that it comes across as the source for generating the subdesign state file.

## **Syntax**

GEN SUBDESIGN subdesign[,subdesign ] ...;

subdesign	A hierarchical block name. The subdesign name is the same as
	the drawing name used in Design Entry.

The default value for the GEN\_SUBDESIGN directive is none.

## **Example**

GEN SUBDESIGN counter;

This creates a subdesign state file called px1\_COUNTER.state.

# GENERATE\_FLATTENED\_SCHEMATIC

Creates a new flattened view (schcref\_1) view in the top-level cell for the current project for the cross referenced design.

# **Syntax**

GENERATE FLATTENED SCHEMATIC 'ON' | 'OFF'

### **Example**

GENERATE FLATTENED SCHEMATIC 'ON'

## **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Content page — Run Options — Generate Flattened Schematic

**G** Directives

# **GENERATE\_SCH\_METADATA**

Enables generation of schematic-related metadata in Allegro Design Entry HDL, by default.

### **Syntax**

GENERATE SCH METADATA 'ON' | 'OFF'

## **Example**

GENERATE\_SCH\_METADATA 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Metadata Options page — Schematic Metadata and Revision Check Options — Generate Schematic Metadata

#### See Also

- SYNC\_ON\_STARTUP
- SYNC\_ON\_PAGE\_EDIT

# GENERATE\_SEPARATE\_CELL

Creates a separate cell structure, into the sch\_1 view of which the CRefer report pages are added.

## **Syntax**

GENERATE SEPARATE CELL 'ON' | 'OFF'

## **Example**

GENERATE\_SEPARATE\_CELL 'ON'

## **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Reports page — Add as a Separate Cell

# GENERATE\_TDD\_NETLIST

Generates con/dcf files in the sch\_1 folder which will be used by System Connectivity Manager/Allegro System Architect for integration of Design Entry HDL blocks in System Connectivity Manager.

### **Syntax**

GENERATE TDD NETLIST 'ON' | 'OFF'

### **Example**

GENERATE TDD NETLIST 'ON'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Allegro System Architect — Generate Connectivity and Property Files

Product Version 23.1

All Rights Reserved.

# GENERATE XR FOR ALL NETS

Generates cross references for all the nets in the design. The cross references generated after selecting this option contain data considering nets from all levels of the hierarchy. You can view and navigate to the nets from all the levels of a hierarchical design.

## **Syntax**

GENERATE XR FOR ALL NETS 'ON' | 'OFF'

### **Example**


GENERATE\_XR FOR ALL NETS 'ON'

# **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Content page — Generate Cross References for all nets

# Global\_Modify\_Pin\_Graphics

The Global\_Modify\_Pin\_Graphics directive specifies if the pin type and pin location association set on the symbol pin properties page in Setup is to be applied when a pin type is changed.



### **Syntax**

Global Modify Pin Graphics 'Yes'|'No'

### **Example**

Global Modify Pin Graphics 'Yes'

### **Corresponding UI Option for Part Developer**

None

**G** Directives

# **GLOBAL\_NETS**

Defines the pattern for the global nets in a design. Global net connections are used to identify power and ground nets connected to various power and ground pins.

### **Syntax**

```
GLOBAL_NETS '<pattern 1>' '<pattern 2>'... '<pattern N>'
```

The following pin patters are supported:

```
.*VCC.*,.*VBB.*,.*VTT.*,.*VIN.*,.*V.*[0-9]P[0-9].*
```

### **Example**

```
GLOBAL_NETS 'NC' 'POWER' '.*VDD.*' '.+[0-9]V.*'
```

### **Corresponding UI Option in Allegro System Capture**

None

**G** Directives

# GRAPHIC\_BLOCK\_FILL\_COLOR

Sets the default fill color for graphic blocks.

### **Syntax**

GRAPHIC\_BLOCK\_FILL\_COLOR '<fill\_color>'

Where

fill\_color The default fill color for graphic blocks. The value can be

specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FFFFFF' (White).

### **Examples**

GRAPHIC BLOCK FILL COLOR '#E8EFF7'

**G** Directives

# GRAPHIC\_BLOCK\_LINE\_COLOR

Sets the line color for graphic blocks.

### **Syntax**

GRAPHIC\_BLOCK\_LINE\_COLOR '<line\_color>'

line_color	The default line color for graphic blocks. The value is specified in hex color code.
	For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.
	The default color is '#FCD054'

### **Example**

GRAPHIC BLOCK LINE COLOR '#0000CC'

# Allegro Front-End CPM Directive Reference Guide G Directives

# GRAPHIC\_CONNECTOR\_FILL\_COLOR

Sets the default fill color for graphic blocks.

### **Syntax**

GRAPHIC\_CONNECTOR\_FILL\_COLOR '<fill\_color>'

Where

fill\_color

The default fill color for graphic connectors. The value can be specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FFFFFF' (White).

### **Examples**

GRAPHIC CONNECTOR FILL COLOR '#E8EFF7'

**G** Directives

# **GRAPHIC\_CONNECTOR\_LINE\_COLOR**

Sets the line color for graphic connectors.

### **Syntax**

GRAPHIC\_CONNECTOR\_LINE\_COLOR '<line\_color>'

line_color	The default line color for graphic connectors. The value is specified in hex color code.
	For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.
	The default color is '#0000FF'

### **Example**

GRAPHIC CONNECTOR LINE COLOR '#0000CC'

# Allegro Front-End CPM Directive Reference Guide G Directives

# **GRID\_DISPLAY\_ENABLED**

Specifies which grid to display, electrical, documentation, or both the grids together.

### **Syntax**

```
GRID DISPLAY ENABLED 'documentation' | 'electrical' | 'both' | 'LOCK'
```

#### where,

- DOCUMENTATION grid is a fine grid and provides neat placement of drawing objects such as text.
- ELECTRICAL grid is coarser compared to the DOCUMENTATION grid. It is used for placing components and wires.

### **Example**

```
GRID_DISPLAY_ENABLED 'both'
GRID_DISPLAY_ENABLED 'documentation'
GRID_DISPLAY_ENABLED 'electrical'
```

**G** Directives

# GRID\_DISPLAY\_MULTIPLE

Displays every nth grid line to define where objects can be placed on the electrical grid. This ensures the correct connectivity of wires and symbols.

### **Syntax**

### **Example**

GRID\_DISPLAY\_MULTIPLE '5'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Grid - Display Electrical Grid

**G** Directives

# GRID\_DOC\_SNAP\_FRACTION

Defines the documentation grid with respect to the pin-to-pin spacing. The doc snap fraction defines how far each documentation grid is placed on the canvas in terms of pin-to-pin spacing.

### **Syntax**

```
GRID DOC SNAP FRACTION '<snap fraction value>'
```

### **Example**

GRID DOC SNAP FRACTION '0.1'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Grid - Electrical Grid

**G** Directives

# **GRID\_PIN\_PITCH**

Sets the pin pitch or the pin-to-pin spacing of a grid. This variable also controls the pin-to-pin spacing for all new designs when set in the site.cpm file.

### **Syntax**

```
GRID_PIN_PITCH '<pin_pitch>'
```

### **Example**

GRID\_PIN\_PITCH '0.1'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Grid - Pin-to-Pin Spacing

**G** Directives

# **GRID\_PIN\_PITCH**

Sets the pin pitch or the pin-to-pin spacing of a grid.

### **Syntax**

```
GRID_PIN_PITCH '<pin_pitch>'
```

### **Example**

GRID PIN PITCH '0.1'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Grid - Pin-to-Pin Spacing

# Allegro Front-End CPM Directive Reference Guide G Directives

# **GRID\_SNAP\_FRACTION**

Defines the electrical grid with respect to the pin-to-pin spacing. The snap fraction defines how far each electrical grid is placed on the canvas in terms of pin-to-pin spacing. This variable also controls the electrical grid to the pin-to-pin spacing for all new designs when set in the site.cpm file.

### **Syntax**

```
GRID SNAP FRACTION '<snap fraction value>'
```

### **Example**

GRID SNAP FRACTION '0.5'

**G** Directives

# **GRID\_STYLE**

Specifies which grid style to display the grid, *lines* or *dots*. You can choose the appropriate grid style based on the task being performed.

#### **Syntax**

```
GRID STYLE 'LINES'|'DOTS'
```

#### where,

- LINES is the default value. By default, the grid displays as a rectangular patterns of lines. To place and align components, use Lines.
- DOTS displays the grid as patterns of dots at various intervals.

### **Example**

```
GRID_STYLE 'LINES'
GRID_STYLE 'DOTS'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Grid - Grid Style

# Allegro Front-End CPM Directive Reference Guide G Directives

# **GRID\_UNIT\_MEASURE**

Specifies whether to measure grid units in inches or millimeters. The basic grid unit is defined as a factor of pin-to-in spacing or pin pitch. The default value is INCHES.

This variable also controls the grid units for all new designs when set in the site.cpm file. For example, if your libraries use millimeters and you want all new designs to be configured for millimeters, set GRID\_UNIT\_MEASURE to 'MILLIMETERS'

### **Syntax**

```
GRID UNIT MEASURE 'INCHES' | 'MILLIMETERS'
```

### **Example**

```
GRID_UNIT_MEASURE 'INCHES'
GRID UNIT MEASURE 'MILLIMETERS'
```

# Allegro Front-End CPM Directive Reference Guide G Directives

### **GND PIN NAME**

Defines the ground pin names in a design when the following audit rules are run:

- Grounded IC Output Pins
- IC Output Pins Without Receiver
- Unconnected IC Power/Ground Pins
- IC Input Pins Without Driver
- Nets connected to SDA pins missing a pull-up
- Nets connected to SCL pins missing a pull-up
- Open collector output pin missing a pull-up
- All IC Input Pins Pulled Up
- All IC Input Pins Pulled Down
- Low Pullup Resistance Value
- High Pulldown Resistance Value
- High Pullup Resistance Value
- Low Pulldown Resistance Value
- Bypass capacitor voltage exceeds rated voltage
- Same group power pins connected to nets with different voltage values
- Power Nets Without Voltage
- Power Nets With 0V
- Ground Nets Without Voltage
- Ground Nets With Non-Zero Voltage
- Missing Bypass Capacitors
- Nets with pull-up and pull-down resistors

Design Integrity identifies pins as ground pins based on the following conditions:

If the pin name matches the patterns defined in this directive

**G** Directives

If the pin type is defined as ground in chips.prt

### **Syntax**

```
GND_PIN_NAME '<pin pattern>'
```

The following pin patterns are supported:

GNDAPLL, GNDUSB, GROUND, PGND, AGND, 0, ACOM, DCOM, CGND, DGND

### **Example**

```
GND_PIN_NAME 'GND' 'GNDADC'
```

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Power or Ground tab – Ground Pins

**G** Directives

# GUIDE\_LINES\_COLOR\_DARK

Using this directive, you can set the color to be used for *Guide Lines* while moving or adding parts in System Capture when using Dark Theme.

### **Syntax**

```
where

color_hex_code_value Specify the hex code of the color.

Default value is '#ffffff' (White)
```

### **Example**

```
GUIDE LINES COLOR DARK '#ffffff'
```

If the above value is specified, white color is used for *Guide Lines* while moving or adding parts in System Capture when using Dark Theme.

**G** Directives

# **GUIDE\_LINES\_COLOR\_LIGHT**

Using this directive, you can set the color to be used for *Guide Lines* while moving or adding parts in System Capture when using Light Theme.

### **Syntax**

GUIDE\_LINES\_COLOR\_LIGHT '<line\_color>'
 where

line color

The value is specified in hex color code. For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.

The default value is '#000000' (Black).

#### **Example**

```
GUIDE_LINES_COLOR_LIGHT '#000000'
```

If the above value is specified, Black color is used for *Guide Lines* while moving or adding parts in System Capture when using Dark Theme.

10

# **H Directives**

This chapter lists the CPM directives that start with  ${\tt H}\,$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**H** Directives

### HARD\_LOC\_SEC

The HARD\_LOC\_SEC directive is used to distinguish between soft properties and hard properties for packaging purposes in feedback mode.

### **Syntax**

on	When the value is set to on, all hard properties retain their values during packaging in feedback mode. An attempt to change their property values will generate a warning message, which is recorded in the $pxl.log$ file.
	However, soft properties can be changed during packaging.
off	This is the default value of the HARD_LOC_SEC directive. When set to off, the values of both hard and soft properties can be changed during packaging in feedback mode.

Note: If the STATE\_WINS\_OVER\_DESIGN directive is set to on, then irrespective of the value of the HARD\_LOC\_SEC directive, all properties, whether hard or soft, retain their values during packaging. Therefore, you can change the values of soft properties only if the STATE\_WINS\_OVER\_DESIGN directive is set to off. You can change the values of hard properties only when both the STATE\_WINS\_OVER\_DESIGN directive and HARD\_LOC\_SEC directive are set to off.

**Note:** If you have used the LOCATION or ROOM or HARD property to group together instances, then all instances will be treated as hard properties. You will have to set the value of the HARD\_LOC\_SEC directive to on to ensure that the packaging of these properties is retained.

**Note:** If the user specifies the LOCATION property as LOCATION=?, it is treated as a hard property. If the user wants PXL to assign the LOCATION property on its own, then a placeholder should be specified as \$LOCATION=?.

# Allegro Front-End CPM Directive Reference Guide H Directives

### HARD\_REFDES\_CONFLICT\_RESOLVE

This directive allows you to manually resolve reference designator conflicts.

When a reference designator conflicts arises, Allegro System Capture resolves the conflict by automatically assigning a unique refdes to the part that is already placed on the schematic. The most recent user assigned refdes always wins.

If this directive is set to OFF, an error message is displayed in *Violation Window* when a refdes conflict arises and you can manually resolve the conflict.

### **Syntax**

HARD REFDES CONFLICT RESOLVE 'OFF' | 'ON'

OFF	An error message is received whenever there is a reference designator conflict. This conflict must be resolved manually.
ON	Reference designator conflicts are automatically resolved by assigning unique refdes to the part that is already on the canvas.

#### **Example**

HARD\_REFDES\_CONFLICT\_RESOLVE 'OFF'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - ECO/Packager - Auto-resolve RefDes Conflict

**H** Directives

# HIDE\_HIERARCHY\_PAGES

Shows or hides hierarchy page name for different pages in the design.

### **Syntax**

HIDE HIERARCHY PAGES 'ON' | 'OFF'

### **Example**

HIDE\_HIERARCHY\_PAGES 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Design Navigation page — Hierarchy Viewer Options — Show Hierarchy Pages

- HIDE INSTANCE NAME
- HIDE SHEET NUMBER

**H** Directives

# HIDE\_INSTANCE\_NAME

Hides instance names from the design hierarchy in hierarchy viewer.

### **Syntax**

HIDE HIERARCHY PAGES 'ON' | 'OFF'

### **Example**

HIDE\_HIERARCHY\_PAGES 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Design Navigation page — Hierarchy Viewer Options — Hide Instance Names

- HIDE HIERARCHY PAGES
- HIDE SHEET NUMBER

**H** Directives

# HIDE\_SHEET\_NUMBER

Hides sheet numbers from the design hierarchy in hierarchy viewer.

### **Syntax**

HIDE SHEET NUMBER 'ON' | 'OFF'

### **Example**

HIDE\_SHEET\_NUMBER 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Design Navigation page — Hierarchy Viewer Options — Hide Instance Number

- HIDE INSTANCE NAME
- HIDE HIERARCHY PAGES

**H** Directives

# **HIGHLIGHT\_COLOR**

Changes the default highlight color.

### **Syntax**

```
HIGHLIGHT_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

### **Example**

HIGHLIGHT COLOR 'DEFAULT'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Highlight

- ARC COLOR
- BACKGROUND COLOR
- DOT COLOR
- SYMBOL COLOR
- WIRE COLOR

# Allegro Front-End CPM Directive Reference Guide H Directives

### HOLE\_FOOTPRINT\_NAME\_PATTERN

Defines the footprint patterns used for identifying components as holes.

This directive is used when the Holes not present audit rule is run.

The part instances in the design are checked and the JEDEC type of the part instances are compared with the listed patterns. If no holes are found, a violation is reported.

#### **Syntax**

HOLE\_FOOTPRINT\_NAME\_PATTERN '<pattern>'

#### **Example**

HOLE\_FOOTPRINT\_NAME\_PATTERN 'HOLE'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity - Configure - Schematic Audit Settings - Rule

# Allegro Front-End CPM Directive Reference Guide H Directives

# HONOR\_PPTOPTION\_ON\_ADD\_OR\_REPLACE

When this directive is set to 'ON', annotation and visibility of injected properties is controlled by the PPT option set. When replacing a component, DE-HDL honors the PPT option set over the current annotation on the schematic canvas.

### **Syntax**

HONOR PPTOPTION ON ADD OR REPLACE 'ON' | 'OFF'

### **Example**

HONOR\_PPTOPTION\_ON\_ADD\_OR\_REPLACE 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

**H** Directives

### HPF\_BATCH

Allows you to plot the design in batch mode from the console window. You need to setup the HPF plotting options and then plot the design to a single file. The default filename is vw.spool.

#### **Syntax**

HPF BATCH 'YES' | 'NO'

#### **Example**

HPF BATCH 'YES'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Plotter Options — Plot to File

- HPF BUS SCALEFACTOR
- HPF FONT
- HPF PAGESIZE
- HPF\_PLOT\_PAGESIZE
- HPF PLOTTER
- HPF SCALEFACTOR
- <u>HPF\_SCALETYPE</u>
- HPF SPEC PLOT PAGESIZE
- HPF WIRE SCALEFACTOR

**H** Directives

# HPF\_BUS\_SCALEFACTOR

Specifies the width of buses in the design.

### **Syntax**

### **Example**

HPF BUS SCALEFACTOR '3'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Line Width — Bus Scale

- HPF BATCH
- HPF\_FONT
- HPF PAGESIZE
- <u>HPF\_PLOT\_PAGESIZE</u>
- HPF\_PLOTTER
- HPF SCALEFACTOR
- HPF SCALETYPE
- HPF\_SPEC\_PLOT\_PAGESIZE
- HPF WIRE SCALEFACTOR

**H** Directives

## **HPF\_FONT**

Specifies the font style to be used for plotting.

### **Syntax**

```
where

value

any supported font
```

### **Example**

HPF FONT 'ARIAL'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Plotter Options — Font

- HPF BUS SCALEFACTOR
- HPF\_BATCH
- HPF PAGESIZE
- HPF PLOT PAGESIZE
- HPF\_PLOTTER
- HPF SCALEFACTOR
- HPF\_SCALETYPE
- HPF\_SPEC\_PLOT\_PAGESIZE

**H** Directives

## HPF\_PAGESIZE

Specifies the standard page to which the design gets scaled.

### **Syntax**

HPF PAGESIZE 'A'|'B'|'C'|'D'|'E'|'F'

#### **Example**

HPF PAGESIZE 'A'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Page Scaling — Scale to Page Size list box

- HPF BUS SCALEFACTOR
- HPF FONT
- HPF\_BATCH
- HPF PLOT PAGESIZE
- HPF PLOTTER
- <u>HPF\_SCALEFACTOR</u>
- HPF SCALETYPE
- HPF SPEC PLOT PAGESIZE
- HPF\_WIRE\_SCALEFACTOR

**H** Directives

### HPF\_PLOT\_PAGESIZE

Specifies the paper on which to plot.

### **Syntax**

### **Example**

```
HPF PLOT PAGESIZE '2'
```

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Plotter Options — Specify Paper Size field

- HPF BUS SCALEFACTOR
- HPF\_BATCH
- HPF PAGESIZE
- HPF FONT
- HPF\_PLOTTER
- HPF SCALEFACTOR
- HPF SCALETYPE
- HPF\_SPEC\_PLOT\_PAGESIZE

**H** Directives

## HPF\_PLOTTER

Specifies the name of the plotter in the .cdsplotinit file.

### **Syntax**

### **Example**

```
HPF_PLOTTER 'printer1_2a'
```

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Plotter Options — Plotter

- HPF BUS SCALEFACTOR
- HPF\_BATCH
- HPF PAGESIZE
- HPF\_FONT
- <u>HPF\_PLOT\_PAGESIZE</u>
- HPF SCALEFACTOR
- HPF SCALETYPE
- HPF\_SPEC\_PLOT\_PAGESIZE

**H** Directives

### HPF\_SCALEFACTOR

Specifies the scaling factor. Scaling factor is a factor applied to the drawing to determine the final plot size. The default factor is 1.

#### **Syntax**

```
HPF_SCALEFACTOR '<scale_factor>'
    where
    scale_factor    a positive number
```

#### **Example**

HPF SCALEFACTOR '2'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Page Scaling — Scale by Factor

- HPF BUS SCALEFACTOR
- HPF BATCH
- HPF PAGESIZE
- HPF FONT
- HPF PLOT PAGESIZE
- HPF PLOTTER
- HPF\_SCALETYPE
- HPF SPEC PLOT PAGESIZE

**H** Directives

### **HPF\_SCALETYPE**

Specifies the mode of scaling to be used for plotting.

### **Syntax**

HPF SCALETYPE 'Default'|'Scale by factor'|'Scale to Page Size'

#### **Example**

HPF SCALETYPE 'Default'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Page Scaling — Default Scale by Factor Scale by Page Size

- HPF BUS SCALEFACTOR
- HPF FONT
- HPF\_BATCH
- HPF PLOT PAGESIZE
- HPF PLOTTER
- HPF\_SCALEFACTOR
- HPF PAGESIZE
- HPF SPEC PLOT PAGESIZE
- HPF\_WIRE\_SCALEFACTOR

**H** Directives

## HPF\_SPEC\_PLOT\_PAGESIZE

Sets the paper size.

### **Syntax**

HPF SPEC PLOT PAGESIZE 'YES'|'NO'

### **Example**

HPF\_SPEC\_PLOT PAGESIZE 'YES'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Plotter Options — Specify Paper Size check box

- HPF BUS SCALEFACTOR
- HPF BATCH
- <u>HPF\_PAGESIZE</u>
- HPF FONT
- HPF PLOTTER
- <u>HPF\_SCALEFACTOR</u>
- HPF SCALETYPE
- HPF PLOT PAGESIZE

# HPF\_WIRE\_SCALEFACTOR

Specifies the width of wires, text, and component boundaries in the design.

#### **Syntax**

```
hpf_wire_scalefactor '<scale_factor>'
    where
    scale_factor    a positive number
```

### **Example**

HPF WIRE SCALEFACTOR '2'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — HPF — Line Width — Wire Scale Factor

- HPF BUS SCALEFACTOR
- HPF\_BATCH
- HPF PAGESIZE
- HPF\_FONT
- HPF\_PLOT\_PAGESIZE
- HPF PLOTTER
- HPF SCALETYPE
- HPF\_SPEC\_PLOT\_PAGESIZE

250

# HYPERLINK\_HIGHLIGHTED\_DARK\_THEME\_COLOR

Using this directive, you can set the color for highlighting hyperlinks in Dark Theme.

### **Syntax**

HYPERLINK HIGHLIGHTED DARK THEME COLOR '<hyperlink color>'

hyperlink\_color

The value is specified in hex color code. For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.

The default value is "#00BFFF" (Deep Sky Blue).

# **Example**

HYPERLINK HIGHLIGHTED\_DARK\_THEME\_COLOR '#00BFFF'

# HYPERLINK\_HIGHLIGHTED\_LIGHT\_THEME\_COLOR

Using this directive, you can set the color for highlighting hyperlinks in Light Theme.

# **Syntax**

HYPERLINK HIGHLIGHTED LIGHT THEME COLOR '<hyperlink color>'

hyperlink\_color

The value is specified in hex color code. For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.

The default value is '#0000FF' (Blue).

# **Example**

HYPERLINK HIGHLIGHTED LIGHT THEME COLOR '#0000FF'

**H** Directives

# HYPERLINK\_VISTED\_COLOR

Using this directive, you can set the color of visited hyperlinks.

# **Syntax**

HYPERLINK VISTED COLOR '<hyperlink color>'

hyperlink\_color

The value is specified in hex color code. For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.

The default value is '#820099' (Dark Magenta).

# **Example**

HYPERLINK VISTED COLOR '#820099'

**H** Directives

# **HYPERLINKS**

Activates cross-references in a design as hyperlinks. By default, this directive is set to ON and cross-references in your design are active links.

# **Syntax**

HYPERLINKS 'ON' | 'OFF'

# **Example**

HYPERLINKS 'ON'

# **Corresponding UI Option for Allegro Design Entry HDL**

11

# **I Directives**

This chapter lists the CPM directives that start with  ${\tt I}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL

# IGNORE\_BLOCK\_WITHOUT\_SCHEMATIC

Use this directive to specify if an the schematic generation process should be stopped and an error reported when the block for which the document schematic is to be created does not have an existing document schematic.

If this is set to 1, the document schematic is generated with a warning message.

# **Syntax**

ignore block without schematic <0 or 1>

### **Example**

ignore block without schematic '0'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — General — Stop document schematic generation for the project if block level document schematic is not available.

2

# IGNORE\_BUNDLED\_CONSTRAINTS\_ERROR\_ON\_ZERO \_NODE\_NETS

Release 16.5 onwards, constraints are defined and captured in Constraint Manager, instead of in the schematic. As a result, when you uprev a pre—16.5 design to 16.5 or a later release, bundled constraints in the schematic sheets are upreved to the constraints database, that is, the .dcf. After the uprev, all these constraints are removed from the schematic sheet.

However, bundled constrains on nets with zero nodes are not removed from the schematic leading to errors when you try and save schematic pages.

Bundled constraints are constraints that have more than one property in the .dcf file. For example, PROPAGATION\_DELAY can have two properties: MIN\_PROPAGATION\_DELAY and MAX\_PROPAGATION\_DELAY.

**Note:** NET\_SPACING\_TYPE and NET\_PHYSICAL\_TYPE could not be specified as sync constraints prior to 16.5 since both represented a group of nets in the .dcf file. As result, they are also treated as bundled constraints in DE-HDL.

When this directive is ON, DE-HDL ignores NET\_SPACING\_TYPE, NET\_PHYSICAL\_TYPE, and bundled constraints errors on zero-node nets in the design connectivity, allowing a design to be upreved. The directive should be added to the START\_NETLIST section of the .cpm file.

#### **Syntax**

ignore bundled constraints error on zero node nets 'ON'|'OFF'

#### Example

ignore bundled constraints error on zero node nets 'ON'

### Corresponding UI Option for Allegro Design Entry HDL

**I Directives** 

# **IGNORE FIXED**

This directive corresponds to the *Ignore FIXED Property* check box in the Export Physical dialog.

Use this directive to define whether components with the fixed property can be moved or deleted (or ripped up if assigned on a net) when a schematic is imported.

Selecting the Ignore FIXED Property option means that the fixed property attached to components or nets can be ignored during the import and that parts or nets from the database that are not in the netlist can be moved, deleted, or ripped up.

### **Syntax**

```
ignore_fixed 'YES'|'NO'|'TRUE'|'FALSE'|'ON'|'OFF'|'1'|'0'
```

#### **Example**

ignore fixed 'NO'

### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Ignore FIXED property check box

- **■** ETCH REMOVAL
- GEN PSTFILES
- **■** LAUNCH OPTION
- OVERWRITE CONSTRAINTS

# IGNORE\_INSTANCE\_WITH\_ERRORS

Use this directive to stop the schematic generation process and generate an error if problems are encountered due to an incorrect symbol or packaging error.

If this is set to 1, the document schematic is generated with a warning message.

# **Syntax**

ignore\_instance\_with\_errors <0 or 1>

### **Example**

ignore instance with errors '0'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — General — Report an error if proper symbol is not found for any instance in the design or if the instance has packaging errors

5

# IGNORE\_VAR\_STATUS\_COL

Set this directive to ON if you do not want the STATUS column to be included in the BOM reports for base schematics and variants.

# **Syntax**

```
IGNORE VAR STATUS COL 'ON' | 'OFF';
```

# **Example**

IGNORE VAR STATUS COL 'ON';

I Directives

# ILLEGAL\_NET\_NAME\_CHAR

Defines the patterns to identify invalid net names.

This directive is used when the Invalid net name audit rule under the Connectivity Checks category is run.

Specify an empty value if no invalid characters are allowed. Else, the invalid characters listed in the default cpm cds.cpm, are used.

## **Syntax**

```
ILLEGAL_NET_NAME_CHAR '<pin pattern>'
```

#### **Example**

```
ILLEGAL_NET_NAME_CHAR '@' '='
```

## **Corresponding UI Option in Allegro System Capture**

Design Integrity - Configure - Schematic Audit Settings - Parameters tab - Rule

**I Directives** 

# **IMAGE\*** Directives

Sets the graphic and background colors, as specified in Graphic Color and Background Color boxes, for an image of the schematic captured and placed on the clipboard.

#### See Also

**IMAGE\_ARC\_COLOR** 

IMAGE\_BACKGROUND\_COLOR

**IMAGE DEFAULT DPI** 

**IMAGE DOT COLOR** 

**IMAGE\_NOTE\_COLOR** 

**IMAGE OCCPROP COLOR** 

**IMAGE PROP COLOR** 

**IMAGE\_SYMBOL\_COLOR** 

**IMAGE WIRE COLOR** 

**I Directives** 

# IMAGE\_ARC\_COLOR

Changes the default arc color of image captured by choosing *Edit – Image – Capture*.

### **Syntax**

# **Example**

IMAGE ARC COLOR 'yellow'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Arc

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_PROP\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

**I Directives** 

# IMAGE\_BACKGROUND\_COLOR

Changes the default color of the drawing area.

#### **Syntax**

# **Example**

IMAGE BACKGROUND COLOR 'WHITE'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Background

- IMAGE ARC COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_PROP\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

I Directives

# IMAGE\_COLOR\_MODE\_PRINT

When printing a design or screenshot in black and white, some issues might appear, such as lines are not shown and text is missing. Set this directive to print images in color regardless of the mode selected in the print dialog.

# **Syntax**

```
IMAGE COLOR MODE PRINT 'true' | 'false'
```

#### **Example**

IMAGE COLOR MODE PRINT 'true'

# **Corresponding UI Option for Allegro System Capture**

None

#### See Also

MONOCHROME PRINTING THRESHOLD

**I Directives** 

# IMAGE DEFAULT DPI

Changes the dpi value of an image pasted on the schematic. When you paste an image, the resolution of the image is set to 72 dots per inch (dpi). The dpi value defines the resolution or the pixel density of the image pasted on the schematic canvas. If you increase this value, the size of the graphic reduces resulting in sharper images.

# **Syntax**

```
IMAGE DEFAULT DPI '<DPI value>'
```

#### **Example**

IMAGE DEFAULT DPI '150'

# Corresponding UI Option for Allegro Design Entry HDL

None

#### See Also

**IMAGE\_ARC\_COLOR** 

IMAGE BACKGROUND COLOR

IMAGE DEFAULT DPI

**IMAGE DOT COLOR** 

**IMAGE NOTE COLOR** 

**IMAGE OCCPROP COLOR** 

**IMAGE\_PROP\_COLOR** 

**IMAGE SYMBOL COLOR** 

**IMAGE WIRE COLOR** 

**I Directives** 

# IMAGE\_DOT\_COLOR

Changes the default dot color of image captured by choosing *Edit – Image – Capture*.

### **Syntax**

### **Example**

IMAGE DOT COLOR 'PINK'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Dot

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_ARC\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_PROP\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

# IGNORE\_HIDDEN\_SCALAR\_POWER\_SIGNAL\_NAMES\_ WHEN\_PASTING

Controls if the power signal names get transfered along or not when wires are copied and pasted without the attached power source in System Capture. This directive is set to TRUE by default

#### **Syntax**

IGNORE HIDDEN SCALAR POWER SIGNAL NAMES WHEN PASTING 'TRUE' | 'FALSE'

#### Example

IGNORE\_HIDDEN\_SCALAR\_POWER\_SIGNAL\_NAMES\_WHEN\_PASTING 'TRUE'

# **Corresponding UI Option for Allegro System Capture**

Edit — Preferences — Schematic — General — Ignore hidden scalar power and global signals when pasting

- IGNORE HIDDEN SCALAR SIGNAL NAMES WHEN PASTING
- IGNORE\_HIDDEN\_UNNAMED\_SCALAR\_SIGNAL\_NAMES\_WHEN\_PASTING
- IGNORE HIDDEN SCALAR POWER SIGNAL NAMES WHEN PASTING

# IGNORE\_HIDDEN\_SCALAR\_SIGNAL\_NAMES\_WHEN\_ PASTING

Controls the transfer of all hidden signal names when a selection is pasted. This directive is set to TRUE by default.

#### **Syntax**

IGNORE HIDDEN SCALAR SIGNAL NAMES WHEN PASTING 'TRUE' | 'FALSE'

#### Example

IGNORE HIDDEN SCALAR SIGNAL NAMES WHEN PASTING 'TRUE'

#### **Corresponding UI Option for Allegro System Capture**

Edit — Preferences — Schematic — General — Ignore all hidden named scalar signal names when pasting

- IGNORE HIDDEN SCALAR POWER SIGNAL NAMES WHEN PASTING
- IGNORE HIDDEN UNNAMED SCALAR SIGNAL NAMES WHEN PASTING
- IGNORE HIDDEN SCALAR POWER SIGNAL NAMES WHEN PASTING

# IGNORE\_HIDDEN\_UNNAMED\_SCALAR\_SIGNAL\_NAMES\_WHEN\_PASTING

Controls the transfer of the hidden 'unnamed\_\*' signal names when a selection is pasted. This directive is set to TRUE by default.

#### **Syntax**

IGNORE HIDDEN UNNAMED SCALAR SIGNAL NAMES WHEN PASTING 'TRUE' | 'FALSE'

#### **Example**

IGNORE HIDDEN UNNAMED SCALAR SIGNAL NAMES WHEN PASTING 'TRUE'

#### **Corresponding UI Option for Allegro System Capture**

Edit — Preferences — Schematic — General — Ignore hidden 'unnamed' scalar signal names when pasting

- IGNORE HIDDEN SCALAR POWER SIGNAL NAMES WHEN PASTING
- IGNORE HIDDEN SCALAR SIGNAL NAMES WHEN PASTING
- IGNORE\_HIDDEN\_SCALAR\_POWER\_SIGNAL\_NAMES\_WHEN\_PASTING

**I Directives** 

# IMAGE\_NOTE\_COLOR

Changes the default note color of image captured by choosing *Edit – Image – Capture*.

### **Syntax**

# **Example**

IMAGE NOTE COLOR 'YELLOW'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Note

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE ARC COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_PROP\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

**I Directives** 

# IMAGE\_OCCPROP\_COLOR

Changes the Occurrence Property color.

### **Syntax**

### **Example**

IMAGE OCCPROP COLOR 'RED'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Occurrence property

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE ARC COLOR
- IMAGE\_PROP\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

**I Directives** 

# IMAGE\_PROP\_COLOR

Changes the default property color.

### **Syntax**

### **Example**

IMAGE PROP COLOR 'Green'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Property

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_ARC\_COLOR
- IMAGE SYMBOL COLOR
- IMAGE WIRE COLOR

**I Directives** 

# IMAGE\_SYMBOL\_COLOR

Changes the default symbol/body color.

### **Syntax**

### **Example**

IMAGE SYMBOL COLOR 'Green'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Symbol

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- IMAGE\_ARC\_COLOR
- IMAGE PROP COLOR
- IMAGE WIRE COLOR

**I Directives** 

# **IMAGE\_WIRE\_COLOR**

Changes the default wire color.

### **Syntax**

# **Example**

IMAGE WIRE COLOR 'DEFAULT'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Color Settings — Image Capture — Graphics Color — Wire

- IMAGE BACKGROUND COLOR
- IMAGE DEFAULT DPI
- IMAGE\_DOT\_COLOR
- IMAGE NOTE COLOR
- IMAGE OCCPROP COLOR
- <u>IMAGE\_ARC\_COLOR</u>
- IMAGE SYMBOL COLOR
- IMAGE PROP COLOR

# Import\_AllegroFtprint\_DefaultPinType

The Import\_AllegroFtprint\_DefaultPinType directive specifies the default pin type assigned in Allegro footprint import.

# **Syntax**

Import AllegroFtprint DefaultPinType '<pin type>'

# **Example**

Import\_AllegroFtprint\_DefaultPinType 'BIDIR'

# **Corresponding UI Option for Part Developer**

# Import\_APD\_PwrGndNCPinsInGlobalSection

The Import\_APD\_PwrGndNCPinsInGlobalSection directive determines whether POWER, GROUND, and NC pins are to be imported as global pins in APD import.

The following values are supported:

■ TRUE

POWER, GROUND, and NC pins are imported as global pins; these pins are placed in the Global Pins grid.

■ FALSE

POWER, GROUND, and NC pins are imported as logical pins; these pins are placed in the Logical Pins grid.

## **Syntax**

Import APD PwrGndNCPinsInGlobalSection 'TRUE'|'FALSE'

## **Example**

Import APD PwrGndNCPinsInGlobalSection 'TRUE'

# **Corresponding UI Option for Part Developer**

**I Directives** 

# Import\_APD\_strippinnum

The Import\_APD\_strippinnum directive determines if pin names are to be retained in <logical\_name>\_<physical\_name> format or split into logical pin names and physical pin numbers when a part is created using the Import APD Component Files option.

The following values are supported:

■ TRUE

Splits pin names in <logical\_name>\_<physical\_name> format into logical pin names and physical pin numbers

■ FALSE

Retains pin names in <logical\_name>\_<physical\_name> format

#### **Syntax**

Import APD strippinnum 'TRUE'|'FALSE'

#### **Example**

Import APD strippinnum 'TRUE'

# **Corresponding UI Option for Part Developer**

**I Directives** 

# Import\_Csv\_ApplyVectorConversion

The Import\_Csv\_ApplyVectorConversion directive determines if pins with square brackets in their basenames are to be treated as scalar pins when a part is created through CSV import and the VectorSqrBracket directive is set to 1.

## **Syntax**

Import Csv ApplyVectorConversion 'TRUE'|'FALSE'

### **Example**

Import Csv ApplyVectorConversion 'FALSE'

# **Corresponding UI Option for Part Developer**

**I Directives** 

# Import\_Csv\_Delimeter

The Import\_Csv\_Delimeter directive specifies the delimiter that should be used in CSV import to parse property names and values from the CSV file.

# **Syntax**

```
Import Csv Delimeter '<delimiter>'
```

# **Example**

Import Csv Delimeter ';'

# **Corresponding UI Option for Part Developer**

# Import\_CSV\_GenerateSymbolForNoLocation

The Import\_CSV\_GenerateSymbolForNoLocation directive specifies whether symbols are to be generated in CSV import when pin location information is not available in the input file.

The following values are supported:

■ TRUE

Symbols are generated when location information is missing.

■ FALSE

Symbols are not generated when location information is missing.

### **Syntax**

Import CSV GenerateSymbolForNoLocation 'TRUE'|'FALSE'

### **Example**

Import CSV GenerateSymbolForNoLocation 'FALSE'

### **Corresponding UI Option for Part Developer**

I Directives

# Import\_Csv\_LowAssertFlag

The Import\_Csv\_LowAssertFlag directive specifies the strings in pin names used to determine low assertion for parts created through CSV import.

# **Syntax**

Import Csv LowAssertFlag '<string>'

# **Example**

Import\_Csv\_LowAssertFlag 'L' 'Low'

# **Corresponding UI Option for Part Developer**

**I Directives** 

# Import\_Csv\_Replace\_assertion

The Import\_Csv\_Replace\_assertion directive specifies the name of the column in the CSV file whose value is used to determine whether a pin is low-asserted. Default values for the assertion column are L and Low. If the CSV file uses any other values, you need to configure the Import\_Csv\_LowassertFlag directive in your CPM file.

# **Syntax**

Import Csv Replace assertion '<column name>'

## **Example**

Import Csv Replace assertion 'assertion'

### **Corresponding UI Option for Part Developer**

None

#### See Also

Import Csv LowAssertFlag

# Import\_Csv\_Replace\_assertionchar

The Import\_Csv\_Replace\_assertionchar directive specifies the name of the package property in the CSV file whose value should be imported as assertion characters. If the assertion\_char property is defined, the values specified in the Read/Write and Additional Read fields specified in Setup are ignored.

# **Syntax**

Import Csv Replace assertionchar '<row name>'

### **Example**

Import\_Csv\_Replace\_assertionchar 'assertion\_char'

# **Corresponding UI Option for Part Developer**

## Import\_Csv\_Replace\_DIFFPAIRPINSNEG

The Import\_Csv\_Replace\_DIFFPAIRPINSNEG directive specifies the name of the column in the CSV file whose values should be imported to create negative differential pair pins.

#### **Syntax**

Import Csv Replace DIFFPAIRPINSNEG '<column name>'

#### **Example**

Import Csv Replace DIFFPAIRPINSNEG 'DIFF PAIR PINS NEG'

#### **Corresponding UI Option for Part Developer**

## Import\_Csv\_Replace\_DIFFPAIRPINSPOS

The Import\_Csv\_Replace\_DIFFPAIRPINSPOS directive specifies the name of the column in the CSV file whose values should be imported to create positive differential pair pins.

#### **Syntax**

Import Csv Replace DIFFPAIRPINSPOS '<column name>'

#### **Example**

Import Csv Replace DIFFPAIRPINSPOS 'DIFF PAIR PINS POS'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_jedectype

The Import\_Csv\_Replace\_jedectype directive specifies the name of the package property in the CSV file whose values should be assigned to the JEDEC\_TYPE property.

#### **Syntax**

Import Csv Replace jedectype '<row name>'

#### **Example**

Import\_Csv\_Replace\_jedectype 'jedec\_type'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_loadsetupfile

The Import\_Csv\_Replace\_loadsetupfile directive specifies the name of the package property in the CSV file whose value should be used in CSV import to identify the project file from which load values for the part are to be imported. You need to specify the absolute path to the project file.

#### **Syntax**

Import Csv Replace loadsetupfile '<row name>'

#### **Example**

Import Csv Replace loadsetupfile 'load setupfile'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_packagename

The Import\_Csv\_Replace\_packagename directive specifies the name of the package-level property in the CSV file whose values should be imported as package names.

#### **Syntax**

Import Csv Replace packagename '<row name>'

#### **Example**

Import\_Csv\_Replace\_packagename 'package\_name'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pinlocation

The Import\_Csv\_Replace\_pinlocation directive specifies the name of the column in the CSV file whose values should be imported as pin locations.

#### **Syntax**

Import Csv Replace pinlocation '<column name>'

#### **Example**

Import\_Csv\_Replace\_pinlocation 'pin\_location'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pinname

The Import\_Csv\_Replace\_pinname directive specifies the name of the column in the CSV file whose values should be imported as pin names.

#### **Syntax**

Import Csv Replace pinname '<column name>'

#### **Example**

Import\_Csv\_Replace\_pinname 'pin\_name'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pinnumber

The Import\_Csv\_Replace\_pinnumber directive specifies the name of the column in the CSV file whose values should be imported as pin numbers.

#### **Syntax**

Import Csv Replace pinnumber '<column name>'

#### **Example**

Import\_Csv\_Replace\_pinnumber 'pin\_number'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pinposition

The Import\_Csv\_Replace\_pinposition directive specifies the name of the column in the CSV file whose values should be imported as pin positions.

#### **Syntax**

Import Csv Replace pinposition '<column name>'

#### **Example**

Import Csv Replace pinposition 'pin position'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pinshape

The Import\_Csv\_Replace\_pinshape directive specifies the name of the column in the CSV file whose values should be imported as pin shapes.

#### **Syntax**

Import Csv Replace pinshape '<column name>'

#### **Example**

Import\_Csv\_Replace\_pinshape 'pin\_shape'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_pintype

The Import\_Csv\_Replace\_pintype directive specifies the name of the column in the CSV file whose values should be imported as pin types.

#### **Syntax**

Import Csv Replace pintype '<column name>'

#### **Example**

Import\_Csv\_Replace\_pintype 'pin\_type'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Csv\_Replace\_symbol

The Import\_Csv\_Replace\_symbol directive specifies the name of the column in the CSV file whose values should be imported as symbols.

#### **Syntax**

Import Csv Replace symbol '<column name>'

#### **Example**

Import Csv Replace symbol 'symbol'

#### **Corresponding UI Option for Part Developer**

## IMPORT\_DEHDL\_PNS\_CONSTRAINTS

When creating a System Capture project based on a 17.2 DE-HDL Design, to ensure that all the Physical and Spacing constraints are imported, set this directive to ON.

#### **Syntax**

IMPORT DEHDL PNS CONSTRAINTS 'OFF'|'ON'

#### **Example**

IMPORT\_DEHDL\_PNS\_CONSTRAINTS 'ON'

**Note**: In 17.4 designs, Physical and Spacing constraints are imported by default.

## Import\_DML\_Braces\_TreatedAs\_Vector

The Import\_DML\_Braces\_TreatedAs\_Vector directive specifies the braces to be used for vector notation in DML import when the Import\_DML\_Pins\_DefaultVector directive is set to TRUE.

#### **Syntax**

Import DML Braces TreatedAs Vector 'comma-separated braces list'

#### **Example**

Import DML Braces TreatedAs Vector '{,(,['

#### **Corresponding UI Option for Part Developer**

## IMPORT\_DEHDL\_SKIP\_ASCII

Set this directive to skip the .ascii files being copied from source libraries. By default value the directive is set to 'NO'.

#### **Syntax**

IMPORT DEHDL SKIP ASCII 'YES'

#### **Example**

IMPORT DEHDL SKIP ASCII 'YES'

**I Directives** 

## Import\_DML\_DefaultPinType

The Import\_DML\_DefaultPinType directive specifies the default pin type to be assigned in DML import if pin type information is not available in the input file.

#### **Syntax**

Import DML DefaultPinType '<pin type>'

#### **Example**

Import DML DefaultPinType 'BIDIR'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_DML\_Pins\_DefaultVector

The Import\_DML\_Pins\_DefaultVector directive determines if pins with (), {}, or [] in pin names are to be treated as vector or scalar in DML import.

The following values are supported:

■ TRUE

Pins with (), {}, or [] in pin names are to be treated as vector pins.

■ FALSE

Pins with (), {}, or [] in pin names are to be treated as scalar pins.

#### **Syntax**

```
Import DML Pins DefaultVector 'TRUE'|'FALSE'
```

#### **Example**

Import DML Pins\_DefaultVector 'FALSE'

#### **Corresponding UI Option for Part Developer**

## Import\_DML\_PwrGndNCPinsInGlobalSection

The Import\_DML\_PwrGndNCPinsInGlobalSection directive determines whether POWER, GROUND, and NC pins are to be imported as global pins in DML import.

The following values are supported:

■ TRUE

POWER, GROUND, and NC pins are imported as global pins; these pins are placed in the Global Pins grid.

■ FALSE

POWER, GROUND, and NC pins are imported as logical pins; these pins are placed in the Logical Pins grid.

#### **Syntax**

Import DML PwrGndNCPinsInGlobalSection 'TRUE'|'FALSE'

#### **Example**

Import DML PwrGndNCPinsInGlobalSection 'TRUE'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_FPGA\_DefaultPinType

The Import\_FPGA\_DefaultPinType directive specifies the default pin type to be assigned in FPGA import when pin type information is not available in the input file. If required, you can change the assigned pin type on the Preview of Import Data page or after the part is created.

#### **Syntax**

Import FPGA DefaultPinType '<pin type>'

#### **Example**

Import\_FPGA\_DefaultPinType 'BIDIR'

#### **Corresponding UI Option for Part Developer**

## Import\_FPGA\_PwrGndNCPinsInGlobalSection

The Import\_FPGA\_PwrGndNCPinsInGlobalSection directive determines whether POWER, GROUND, and NC pins are to be imported as global pins or not in FPGA import.

The following values are supported:

■ TRUE

POWER, GROUND, and NC pins are imported as global pins; these pins are placed in the Global Pins grid.

■ FALSE

POWER, GROUND, and NC pins are imported as logical pins; these pins are placed in the Logical Pins grid.

#### **Syntax**

Import FPGA PwrGndNCPinsInGlobalSection 'TRUE'|'FALSE'

#### **Example**

Import FPGA PwrGndNCPinsInGlobalSection 'TRUE'

#### **Corresponding UI Option for Part Developer**

## Import\_FPGA\_Standard\_PartNameAsCellName

The Import\_FPGA\_Standard\_PartNameAsCellName directive specifies if the cell created in standard FPGA import should have the same name as the primitive name in the source or in the destination.

The following values are supported:

■ TRUE

Cell name is same as the primitive name in the destination

■ FALSE

Cell name is same as the primitive name in the source

#### **Syntax**

```
Import FPGA Standard PartNameAsCellName 'TRUE'|'FALSE'
```

#### **Example**

```
Import FPGA Standard PartNameAsCellName 'FALSE'
```

#### **Corresponding UI Option for Part Developer**

## Import\_FPGA\_Xilinx\_CSVSeparationChar

The Import\_FPGA\_Xilinx\_CSVSeparationChar directive specifies the default separator in the CSV file in Xilinx import.

#### **Syntax**

Import FPGA Xilinx CSVSeparationChar '<separator>'

#### **Example**

Import\_FPGA\_Xilinx\_CSVSeparationChar ','

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_FPGA\_Xilinx\_SeparationChar

The Import\_FPGA\_Xilinx\_SeparationChar directive specifies the default separator for the pad file in Xilinx import.

#### **Syntax**

Import FPGA Xilinx SeparationChar '<separator>'

#### **Example**

Import\_FPGA\_Xilinx\_SeparationChar '|'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_IBIS\_With\_Ibischk4

The Import\_IBIS\_With\_Ibischk4 directive determines whether ibischk4 will be run during conversion.

#### **Syntax**

Import IBIS With Ibischk4 'TRUE'|'FALSE'

#### **Example**

Import\_IBIS\_With\_Ibischk4 'False'

### **Corresponding UI Option for Part Developer**

## Import\_IBIS\_With\_Unchanged\_ModelName

The Import\_IBIS\_With\_Unchanged\_ModelName directive determines the format in which the model name is written in the DML file.

The following values are supported:

- TRUE
- FALSE

Model name is written as:

```
<ibis_filename>_<model_name_in_ibisfile>
```

#### **Syntax**

```
Import_IBIS_With_Unchanged_ModelName 'TRUE'|'FALSE'
```

#### **Example**

Import IBIS With Unchanged ModelName 'TRUE'

#### **Corresponding UI Option for Part Developer**

### IMPORT\_SOURCE\_AT\_SITE\_UNIT

When a new System Capture project is created that is based on an existing OrCAD Capture design, the new design has the same pin-to-pin spacing as the OrCAD Capture source project it is based on. To override the source pin-to-pin spacing with a site-level setting, add the following directive to the site.cpm in the canvas section:

```
IMPORT_SOURCE_AT_SITE_UNIT 'YES'
```

This ensures all OrCAD Capture designs are imported at a common grid value regardless of the original design unit.

#### **Syntax**

IMPORT SOURCE AT SITE UNIT 'YES'

#### **Example**

IMPORT SOURCE AT SITE UNIT 'YES'

#### **Corresponding UI Option**

## Import\_Text\_Braces\_TreatedAs\_Vector

The Import\_Text\_Braces\_TreatedAs\_Vector directive specifies the braces to be used for vector notation when the Import\_Text\_Pins\_DefaultVector directive is set to TRUE.

#### **Syntax**

Import\_Text\_Braces\_TreatedAs\_Vector 'comma-separated\_braces\_list'

#### **Example**

Import Text Braces TreatedAs Vector '{,(,['

#### **Corresponding UI Option for Part Developer**

None

#### See Also

Import\_Text\_Pins\_DefaultVector

**I Directives** 

## Import\_Text\_DefaultPinType

The Import\_Text\_DefaultPinType directive specifies the default pin type to be assigned in text import if pin type information is not available in the input file. You can modify the pin type on the Preview of Derived Data page or after the part is created.

#### **Syntax**

Import Text DefaultPinType '<pin type>'

#### **Example**

Import Text DefaultPinType 'UNSPEC'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_Text\_Pins\_DefaultVector

The  $Import_Text_Pins_DefaultVector$  directive determines if pin names with (), {}, or [] are to be treated as vector or scalar.

The following values are supported:

■ TRUE

Pins with (), {}, or [] in pin names are to be treated as vector

■ FALSE

Pins with (), {}, or [] in pin names are to be treated as scalar

#### **Syntax**

```
Import_Text_Pins_DefaultVector 'TRUE'|'FALSE'
```

#### **Example**

```
Import Text Pins DefaultVector 'FALSE'
```

#### **Corresponding UI Option for Part Developer**

## Import\_Text\_PwrGndNCPinsInGlobalSection

The Import\_Text\_PwrGndNCPinsInGlobalSection directive determines whether POWER, GROUND, and NC pins are to be imported as global pins in text import.

#### **Syntax**

Import Text PwrGndNCPinsInGlobalSection 'TRUE'|'FALSE'

#### **Example**

Import\_Text\_PwrGndNCPinsInGlobalSection 'TRUE'

#### **Corresponding UI Option for Part Developer**

**I Directives** 

## Import\_ViewLogic\_gridratio

The Import\_ViewLogic\_gridratio directive specifies the factor by which imported ViewLogic symbols are magnified. The default value, 5, ensures that imported ViewLogic symbols are displayed correctly in Design Entry HDL.



Changing the default value of the Import\_ViewLogic\_gridratio directive is likely to cause distortion in the imported symbols.

#### **Syntax**

Import\_ViewLogic\_gridratio '<magnification\_factor>'

#### **Example**

Import\_ViewLogic\_gridratio '5'

#### **Corresponding UI Option for Part Developer**

I Directives

## IN\_PORT\_PIN\_SIDE

This directive defines the default placement location of the input ports on the symbol outline.

#### **Syntax**

IN_PORT_PIN_SIDE 'LEFT'	'RIGHT' 'UP' 'DOWN'
LEFT	Input ports are automatically placed on the left side of the symbol outline.
	This is the default value.
RIGHT	Input ports are automatically placed on the right side of the symbol outline.
UP	Input ports are automatically placed on the top side of the symbol outline.
DOWN	Input ports are automatically placed on the bottom side of the symbol outline.

#### **Example**

```
IN_PORT_PIN_SIDE 'LEFT'
IN PORT PIN SIDE 'UP'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - In

**I Directives** 

### **INCLUDE PPT**

The INCLUDE\_PPT directive controls the loading of ptf files when directories are specified using the PPT or USE\_LIBRARY\_PPT directives.

**Note:** To package a cell-level ptf file, you will have to add the file name as a value of the INCLUDE\_PPT directive.

The ptf files are identified by a .ptf extension. All ptf files located at the cell level must have this extension. Packager-XL, by default, loads all ptf files in a directory. The INCLUDE\_PPT directive is used to modify this behavior to load only the ptf files listed.

If you specify the name <code>lsttl</code>, Packager-XL uses any file with this name, and any file named <code>lsttl</code> with a <code>.ptf</code> extension. You cannot use the <code>INCLUDE\_PPT</code> directive in conjunction with the <code>EXCLUDE\_PPT</code> directive. If both directives are specified, an error message is generated and the <code>EXCLUDE\_PPT</code> directive is ignored.

- You must specify the INCLUDE\_PPT directive in the Part Table section of the Project Setup form.
- You can use the INCLUDE\_PPT directive for file names only.

#### **Syntax**

```
INCLUDE pptfile_name [,pptfile_name]...;
pptfile_name The name of a part table file. The file extension .ptf is optional.
```

The default value for the INCLUDE\_PPT directive is none.

#### **Example**

The ptf files are identified by a .ptf extension.

If you have the following directives:

```
PPT /lib/site_ptfs;
INCLUDE_PPT site_1;
```

and if the contents of the /lib/site ptfs files are as follows:

```
site_1.ptf
site_2.ptf
site 3.ptf
```

Packager-XL loads the  ${\tt site\_1.ptf}$  file.

**I Directives** 

### INCREMENTAL\_RUN

Identifies the unchanged subcircuits since the previous simulation run.

When you run stress analysis with this directive set to 'ON', instead of the entire design only the subcircuits that changed since the last analysis are simulated.

This directive is available only with the following licenses:

- Allegro System Capture Designer
- Allegro PCB Venture
- Allegro System Capture Venture
- Allegro Enterprise System Design Authoring
- Allegro Enterprise Authoring Solution

#### **Syntax**

INCREMENTAL\_RUN 'ON' | 'OFF'

#### **Example**

INCREMENTAL\_RUN 'ON'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Electrical Stress Settings – System – General tab – Incremental Analysis

**I Directives** 

### INFORMATIONAL\_MESSAGES

Specifies where you want Informational messages to display.

#### **Syntax**

INFORMATIONAL MESSAGES 'DIALOG' | 'COMMANDPANE' | 'SUPPRESS'

where

DIALOG If you set the value to Dialog, Design Entry HDL displays the

messages in a dialog box.

COMMANDPANE If you set this directive to COMMANDPANE, Design Entry HDL

displays the messages in the Console Command Window.

SUPPRESS If you set the variable to SUPPRESS Design Entry HDL does

not display the type of messages.

#### **Example**

INFORMATIONAL MESSAGES 'DIALOG'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Messages — Informational

#### See Also

- FATAL MESSAGES
- ERROR MESSAGES
- WARNING MESSAGES

I Directives

# INOUT\_PORT\_PIN\_SIDE

This directive defines the default placement location of the bidirectional (inout) ports on the symbol outline.

### **Syntax**

INOUT_PORT_PIN_SIDE 'LEF	T' 'RIGHT' 'UP' 'DOWN'
LEFT	Bidirectional ports are automatically placed on the left side of the symbol outline.
RIGHT	Bidirectional ports are automatically placed on the right side of the symbol outline.
	This is the default value.
UP	Bidirectional ports are automatically placed on the top side of the symbol outline.
DOWN	Bidirectional ports are automatically placed on the

bottom side of the symbol outline.

#### **Example**

```
INOUT_PORT_PIN_SIDE 'LEFT'
INOUT PORT PIN SIDE 'UP'
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - In/Out

**I Directives** 

### **INPORT**

The INPORT directive is used in Allegro System Capture and Schgen. This directive is used to add input port to the *Port* section of the *Special Symbols* bucket.

#### **Syntax**

INPORT '<library:cell:view>'

#### where

1ibrary is the library name in which you want the symbol to be added.

is the cell name of the library in which you want the symbol to

be added. This name appears in the Special Symbols

bucket.

*view* is the view name in which you want the symbol to be added.

#### **Example**

INPORT 'standard.inport:sym 1'

#### **Corresponding UI Option for Allegro System Capture**

None

#### **Corresponding UI Option for System Connectivity Manager**

None

#### See Also

IOPORT

**OUTPORT** 

**I Directives** 

# INPUT\_SCRIPT

Specify the path to the file that contains Design Entry HDL console commands to be run when you start Design Entry HDL.

#### **Syntax**

```
where

path

is the path to the directory containing the input script.
```

#### **Example**

```
INPUT SCRIPT ''
```

### **Corresponding UI Option for Allegro Design Entry HDL**

```
Tools — Options — Design Entry HDL Options dialog box — Paths page — Input Paths — Input Script
```

#### See Also

- CATPATH
- <u>ATTRIBUTES DIR</u>
- PPT OPTIONSET PATH

# Allegro Front-End CPM Directive Reference Guide | Directives

# **INST\_BLOCKAGE\_MARGIN**

Defines the number of grid units to be added to instance blockage margin.

### **Syntax**

INST\_BLOCKAGE\_MARGIN '<value>'

where

value Number of grid units.

The default value is 0.

### **Example**

INST BLOCKAGE MARGIN '0'

**I Directives** 

# INST\_DEFAULT\_ALIGNMENT

Use this directive to specify the default alignment of the properties visible on the schematic page.

#### **Syntax**

inst default alignment <value>.

The valid values are: Left, Right, and Center.

#### **Example**

inst default alignment 'Left'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Properties — Default Alignment

#### See Also

INST\_DEFAULT\_PROP\_SIZE

**INST DEFAULT VISIBILITY** 

I Directives

# INST\_DEFAULT\_PROP\_SIZE

Use this directive to specify the default size of the text used for displaying property name and values on the schematic page.

#### **Syntax**

inst default prop size <size>

#### **Example**

inst default prop size '41'

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Properties — Size

#### See Also

**INST DEFAULT ALIGNMENT** 

**INST\_DEFAULT\_VISIBILITY** 

**I Directives** 

# INST\_DEFAULT\_VISIBILITY

Use this directive to specify the visibility settings for displaying property name and values on the schematic page.

#### **Syntax**

inst default visibility <Value>

The valid options are: None, Name, Value, and Both.

#### **Example**

inst default visibility 'Value'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Properties — Default Visibility.

#### See Also

**INST\_DEFAULT\_ALIGNMENT** 

**INST DEFAULT PROP SIZE** 

# Allegro Front-End CPM Directive Reference Guide I Directives

# Instantiation\_Packaging\_Validation\_Type

The Instantiation\_Packaging\_Validation\_Type directive determines the type of instantiation and packaging checks to be run with the PCB Librarian XL license.

The following values are supported:

- 1

  Runs the con2con utility
- 0
- Runs the hlibftb utility

#### **Syntax**

Instantiation Packaging Validation Type '1'|'0'

#### **Example**

Instantiation Packaging Validation Type '1'

### **Corresponding UI Option for Part Developer**

None

**I Directives** 

### **IOPORT**

The IOPORT directive is used in Allegro System Capture and Schgen. This directive is used to add InOut port to the *Port* section of the *Special Symbols* bucket.

#### **Syntax**

IOPORT '<library:cell:view>'

#### where

1ibrary is the library name in which you want the symbol to be added.

is the cell name of the library in which you want the symbol to

be added. This name appears in the Special Symbols

bucket.

*view* is the view name in which you want the symbol to be added.

#### **Example**

IOPORT 'standard.ioport:sym 1'

#### **Corresponding UI Option for Allegro System Capture**

None

#### **Corresponding UI Option for System Connectivity Manager**

None

#### See Also

INPORT

**OUTPORT** 

I Directives

# Import\_IBIS\_With\_Dmlcheck

The Import\_IBIS\_With\_Dmlcheck directive determines whether DML checks will be run on the converted DML file.

### **Syntax**

Import IBIS With Dmlcheck 'TRUE'|'FALSE'

### **Example**

Import\_IBIS\_With\_Dmlcheck 'False'

### **Corresponding UI Option for Part Developer**

None

I Directives

# ITEM\_OPACITY

Controls the opacity or transparency of a picture on the canvas.

### **Syntax**

```
ITEM_OPACITY '<opacity_factor>'
```

	Any number between 0 and 99. A lower value results in a more opaque picture. An opacity factor of 1 indicates that the picture is completely opaque, while a value of 99 indicates that the background of the picture is transparent.
--	---

### **Examples**

```
ITEM_OPACITY '1'
ITEM_OPACITY '99'
```

# Allegro Front-End CPM Directive Reference Guide I Directives

**12** 

# **L** Directives

This chapter lists the CPM directives that start with  ${\tt L}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

L Directives

### LAST\_BOARD\_FILE

This directive corresponds to the *Output Board File* field in the Export Physical dialog. If you want to specify an output board file to update the PCB Editor board with changes in the schematic when exporting a design, specify a value for this directive.

The last\_board\_file directive is written to the START\_DESIGNSYNC section with the value '<board file name>' if you select the *Update PCB Editor Board (Netrev)* check box in the Export Physical dialog and specify an output board file.

Design Synchronization uses this value to remember the last setting with which the dialog was last run. The next time the design is packaged and if you select the Update PCB Editor Board (Netrev) check box, Design Synchronization by default displays the same output board file.

#### **Syntax**

last\_board\_file '<board file name>'

#### **Example**

last board file 'b164205.brd'

#### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Output Board File

L Directives

# LAST\_OUTPUT\_FILE

Stores the path of the output file that contains the BOM report. By default, the value is picked from this directive.

#### **Value**

LAST OUTPUT FILE '<complete path to the .rpt file>'

### **Example**

LAST OUTPUT FILE './worklib/ps0/bom/BOM.rpt'

### **Corresponding UI Option for Project Manager**

Tools — Packager Utilities — Bill of Materials — BOM-HDL dialog box — Output Options — Output File

L Directives

# LAST\_TEMPLATE\_FILE

Stores the path to the template file.

#### Value

LAST TEMPLATE FILE '<complete path to the .bom file>'

#### **Example**

LAST\_TEMPLATE\_FILE './worklib/ps0/bom/BOM.rpt'

### **Corresponding UI Option for Project Manager**

Tools — Packager Utilities — Bill of Materials — BOM-HDL dialog box — Output Options — Template File

L Directives

### LAST\_VARIANT\_FILE

The LAST\_VARIANT\_FILE directive is used in Allegro Design Entry HDL - BOM-HDL and Allegro Design Entry HDL - Design Variance. This directive stores the name of the last variant file that was used to create the Variant BOM report. It also stores the name of the last variant file opened in Variant Editor.

Variant Editor uses the value of this directive to remember the name of the last variant file that was used to create the Variant BOM report. The next time you open the BOM-HDL dialog, the same variant file name is displayed in the *Variant File* field. Variant Editor also uses the value of this directive to remember the name of the last variant file that was opened.

#### **Syntax**

```
LAST VARIANT FILE '<variant file name>.dat'
```

#### When Operated Under Variant BOM Report

#### **Example**

```
START_BOMHDL
last_variant_file 'variant_orig.dat'
END BOMHDL
```

### Corresponding UI Option for Design Entry HDL

```
Tools — Packager Utilities — Bill of Materials — BOM-HDL dialog box — Variant BOM — Variant File
```

### When Operated Under Variant Editor

#### **Example**

```
START_VARIANT

LAST_VARIANT_FILE 'variant_orig.dat'

END_VARIANT
```

L Directives

## **Corresponding UI Option**

None

L Directives

## **LastFlow**

Specifies the type of flow being used by the project.

#### **Syntax**

LastFlow '<type of flow>'

The flow files are RDF (Resource Description Framework) files and are available at the \$adw\_conf\_root/<company\_name>/<site\_name>/cdssetup/projmgr/flows location. Flow files include:

- Block Library Flow
- Board Design flow
- Design reference flow
- High Speed Board Design Flow
- Reference Board Design Flow

#### Example

LastFlow 'High Speed Board Design Flow'

#### Corresponding UI Option

Admin - Open Flow File - <flow.rdf file>

L Directives

# LAUNCH\_OPTION

Use this option to specify the tool using which Export Physical will open the board file after packaging it. You can set Export Physical to open the board file in Allegro PCB Editor, Allegro PCB SI, or Allegro Package Designer, or not to open the board.

#### **Syntax**

launch option option number>

Valid values are: 0: Allegro PCB Editor; 1: Allegro PCB SI; 2: Allegro Package Designer; 3: SiP Digital Layout; 4: None

#### **Example**

launch option '3'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Export — PCB Board— Layout Launching Options

#### See Also

- **■** ETCH REMOVAL
- GEN PSTFILES
- IGNORE\_FIXED
- OVERWRITE CONSTRAINTS

L Directives

### LEFT\_IN\_OFFPAGE

Use this directive to specifies the lib:cell:view of the symbol to be used as offpage connector for the input signal on the left of the schematic page.

**Note:** This option works only when the use\_offpage is set to 1.

#### **Syntax**

left in offpage <library.cell:view>

#### **Example**

left\_in\_offpage 'standard.offpage:sym\_1'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Input

#### See Also

**USE\_OFFPAGE** 

LEFT IN ROT

LEFT IO OFFPAGE

LEFT\_IO\_ROT

LEFT OUT OFFPAGE

L Directives

# LEFT\_IN\_ROT

Use this directive to specify the angle in degrees by which the offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by right\_in\_offpage as input offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

#### **Syntax**

left\_in\_rot <angle>

#### **Example**

left in rot '45'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Left Side — Input — Rotate By

#### See Also

USE OFFPAGE

LEFT IN OFFPAGE

LEFT\_IO\_OFFPAGE

LEFT IO ROT

LEFT OUT OFFPAGE

L Directives

# LEFT\_IO\_OFFPAGE

Use this directive to specifies the lib:cell:view of the symbol to be used as offpage connector for the input/output signal on the left of the schematic page.

**Note:** This option works only when the use\_offpage is set to 1.

#### **Syntax**

left io offpage <library.cell:view>

#### **Example**

left io offpage 'standard.offpage:sym 6'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Left Side — InOut

#### See Also

**USE\_OFFPAGE** 

LEFT IN OFFPAGE

LEFT IN ROT

LEFT\_IO\_ROT

LEFT OUT OFFPAGE

L Directives

# LEFT\_IO\_ROT

Use this directive to specify the angle in degrees by which the offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by as input offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

#### **Syntax**

left\_io\_rot <angle>

#### **Example**

left\_io\_rot '0'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Input — Rotate By

#### See Also

USE OFFPAGE

**LEFT IN OFFPAGE** 

LEFT IN ROT

LEFT IO OFFPAGE

LEFT OUT OFFPAGE

L Directives

# LEFT\_OUT\_OFFPAGE

Use this directive to specifies the lib:cell:view of the symbol to be used as offpage connector for the output signal on the left of the schematic page.

**Note:** This option works only when the use\_offpage is set to 1.

#### **Syntax**

left out offpage <library.cell:view>

#### **Example**

left\_out\_offpage 'standard.offpage:sym\_5'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Output.

#### See Also

**USE\_OFFPAGE** 

LEFT IN OFFPAGE

LEFT IN ROT

LEFT\_IO\_OFFPAGE

LEFT IO ROT

L Directives

# LEFT\_OUT\_ROT

Use this directive to specify the angle in degrees by which the offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by right\_out\_offpage as input offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

#### **Syntax**

left\_out\_rot <angle>

#### **Example**

left\_out\_rot '180'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Output — Rotate By.

#### See Also

USE OFFPAGE

LEFT IN OFFPAGE

LEFT\_IN\_ROT

LEFT IO OFFPAGE

LEFT IO ROT

LEFT OUT OFFPAGE

L Directives

# LIBRARY\_BROWSER

Activates the Search Stack dialog box when you enter the lib command in the console window and then press Return. If off, the current search stack is displayed.

#### **Syntax**

LIBRARY BROWSER 'ON' | 'OFF'

#### **Example**

LIBRARY BROWSER 'ON'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Libraries Browser

#### See Also

DRAWING\_BROWSER

L Directives

# LINE\_CAP\_STYLE

A line cap style defines the ending of a line. This directive specifies the default cap style used when drawing a line on the canvas

### **Syntax**

OBJECT	Represents the object type for which the directive is set.
<u> </u>	A line cap style can be round-cap, square-cap, diamond-cap, or arrowhead-cap.

### **Example**

LINE\_CAP\_STYLE 'square-cap'

L Directives

# LINE\_COLOR

Sets the color of a line drawn on the canvas.

### **Syntax**

```
LINE_COLOR '<line_color>'
```

line_color	The value is specified in hex color code. For example, #000000,
	#FF0000, and #0022CC represent black, red, and blue,
	respectively.

### **Example**

```
LINE_COLOR '#CC0000'
LINE_COLOR '#FF0000'
LINE COLOR '#0022CC'
```

L Directives

# LINE\_JOIN\_STYLE

Sets the type of corner created when two lines join.

### **Syntax**

```
LINE_JOIN_STYLE '<line_join_style>'
```

line_join_style	A line join style can be miter-join, round-join, or bevel-
	join.

### **Example**

```
LINE_JOIN_STYLE 'round-join'
LINE_JOIN_STYLE 'miter-join'
LINE JOIN STYLE 'bevel-join'
```

L Directives

# LINE\_STYLE

Specifies the default style used when drawing a line on the canvas.

### **Syntax**

LINE\_STYLE '<line\_style>'

line_style	The line style can be:
	■ solid
	■ dash
	■ dot
	■ dash-dot
	■ dash-dot-dot
	The GUI equivalent of line style are:
	Line style    Line style

### **Example**

LINE STYLE 'SOLID'

L Directives

# LINE\_WIDTH

Specifies the default width of the line object.

### **Syntax**

```
LINE_WIDTH '<width>'
```

### **Example**

LINE\_WIDTH '1'

# Allegro Front-End CPM Directive Reference Guide L Directives

# LIST\_VALID\_VERSIONS\_METADATA

When this directive is ON, DE-HDL only displays valid versions to which a component version can be changed. Valid versions are based on the PACK\_TYPE that was applied on the component. This directive is set to 'ON' by default.

#### **Syntax**

LIST VALID VERSIONS METADATA 'ON' | 'OFF'

#### **Example**

LIST\_VALID\_VERSIONS\_METADATA 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

None

L Directives

# LOCK\_FILE\_PERM

DE-HDL creates . 1ck files during user operations and removes these files once the operations are complete. By default, DE HDL creates these lock files with 444 permissions. This marks the file as read only for all users.

You can modify the permission settings with which DE HDL creates lock files using the LOCK\_FILE\_PERM directive. The directive is applicable for all types of DE HDL lock files—page files, connectivity files (XCON), constraints and properties file (DCF).

#### **Syntax**

LOCK_FILE_PERM '444' '666' '777'		
where		
444	Sets read-only permissions for all users (owner, group, and others). Sets the permissions as 444 (r r).	
666	Sets read and write permissions for all users—owner, group, and others. Sets the permissions as 666 (rw rw)	
777	Allows you to control the permissions. '777' gives full access to all users—owner, group, and others. Sets the permissions as 777 (rwx rwx rwx)	

#### Example

LOCK\_FILE\_PERM '444'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

L Directives

# LOGIC\_DOT\_RADIUS

Adjusts the diameter of dots at wire connections in schematic drawings and published PDF.

#### **Syntax**

```
LOGIC DOT RADIUS '<value>'
```

The valid values range from 1 to 40. For any value greater than 40, DE-HDL retains the last valid value set by the user. In case of PDF Publisher, any value from 1 to 5 is rendered to 6 in the published PDF.

#### **Example**

```
LOGIC DOT RADIUS '13'
```

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Dots — Logic Dot Radius

#### See Also

SYMBOL DOT RADIUS

L Directives

# LOGIC\_GRID\_MULTIPLE

Displays every nth grid line to define where objects can be placed so that pins do not fall offgrid. This ensures the correct connectivity of wires and symbols.

#### **Syntax**

```
value value

value

any number greater than 0.002.
```

#### **Example**

LOGIC GRID MULTIPLE '5'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Logic Grid — Multiple

#### See Also

- DOC\_GRID\_MULTIPLE
- SYMBOL GRID MULTIPLE

L Directives

# LOGIC\_GRID\_SIZE

Adjusts the logic grid size to be smaller or larger.

#### **Syntax**

#### **Example**

LOGIC GRID SIZE '0.100'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Logic Grid— Size

- LOGIC GRID MULTIPLE
- LOGIC\_GRID\_TOGGLE
- LOGIC GRID TYPE

L Directives

# LOGIC\_GRID\_TOGGLE

Displays or hides the grid.

#### **Syntax**

LOGIC\_GRID\_TOGGLE 'ON'|'OFF'

#### **Example**

LOGIC\_GRID\_TOGGLE 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Logic Grid— TOGGLE

- SYMBOL GRID TOGGLE
- DOC\_GRID\_TOGGLE
- LOGIC\_GRID\_TYPE
- LOGIC GRID MULTIPLE
- LOGIC GRID SIZE

L Directives

# LOGIC\_GRID\_TYPE

Displays the grid as Dots or dashed Lines.

#### **Syntax**

LOGIC GRID TYPE 'DOT' | 'LINE'

#### **Example**

LOGIC\_GRID\_TYPE 'LINE'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Logic Grid — Type

- SYMBOL GRID TOGGLE
- DOC\_GRID\_TOGGLE
- LOGIC\_GRID\_TOGGLE
- LOGIC GRID MULTIPLE
- LOGIC GRID SIZE

L Directives

# Irm\_logfile

Specifies the name of the log file that is generated during the update operation. This file is created at the location defined by the adwconfigdir directive in the ADW section.

#### **Syntax**

lrm logfile '<name>'

## Example

lrm logfile 'lrm.log'

## **Corresponding UI Option**

# Allegro Front-End CPM Directive Reference Guide L Directives

# LOWVOLTAGE\_CLASS\_PATTERN

Defines the patterns to identify low voltage net classes.

The nets of low voltage class with voltage greater than the threshold voltage are identified when the Low-voltage class net having incorrect voltage audit rule is run.

#### **Syntax**

LOWVOLTAGE\_CLASS\_PATTERN '<pattern>'

## **Example**

LOWVOLTAGE\_CLASS\_PATTERN 'LV' 'LOW

#### **Corresponding UI Option in Allegro System Capture**

L Directives

# LOWVOLTAGE\_THRESHOLD

Defines the maximum voltage for nets in low voltage net classes. There are no lower or upper limits.

The nets of voltage class with voltage greater than the threshold voltage are identified based on the patterns defined in this directive when the Low-voltage class net having incorrect voltage rule is run.

#### **Syntax**

LOWVOLTAGE\_THRESHOLD '<Max Voltage Value>'

#### **Example**

LOWVOLTAGE\_THRESHOLD '48V'

#### **Corresponding UI Option in Allegro System Capture**

13

# **M Directives**

This chapter lists the CPM directives that start with  ${\tt M}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

**M** Directives

# MAKE\_PAGE\_TITLE\_INVISIBLE

By default, when a design is cross referenced using Crefer, the cross-referenced page title property, CDS\_XR\_PAGE\_TITLE, is displayed above the page border.

The title can be made invisible by setting this directive to 'ON' in the START\_CREFERHDL section of the . cpm file. Once set, the CDS\_XR\_PAGE\_TITLE property will be invisible on all subsequent cross referencing runs.

#### **Syntax**

make page title invisible 'ON' | 'OFF'

#### **Example**

make\_page\_title\_invisible 'ON'

#### **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Content page — Write Options — Make Page Title Invisible

**M** Directives

# MAX\_COL\_IMPORT\_TABLE

Sets the maximum number of columns which can be imported from the csv file to display in the table (object) in a design.

## **Syntax**

MAX COL IMPORT TABLE 'max num of columns imported'

## **Example**

MAX COL IMPORT TABLE 20

## **Corresponding UI Option**

None

- MAX ROW IMPORT TABLE
- EDITABLE\_IMPORT\_TABLE

# Allegro Front-End CPM Directive Reference Guide M Directives

# **MAX\_DRAWINGS**

Specifies the maximum number of viewports that you can open in a session of Design Entry HDL.

#### **Syntax**

```
{\tt WAX\_DRAWINGS} '<value>' {\tt where} {\tt value} any number greater than 0.
```

#### **Example**

MAX\_DRAWINGS '50'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Drawings — Maximum Drawings

**M** Directives

# **MAX\_ERRORS**

The MAX\_ERRORS directive specifies the maximum number of errors allowed before Packager-XL terminates operation.

## **Syntax**

MAX\_ERRORS number;

number	The number of errors allowed before Packager-XL terminates
	operation.

By default, Packager-XL terminates operation after 999 errors.

## **Example**

MAX\_ERRORS 500;
NET\_NAME\_CHARS

**M** Directives

# MAX\_PINS\_IN\_NET

Defines the maximum number of pins in a net before it is considered a VOLTAGE net.

#### **Syntax**

```
MAX_PINS_IN_NET '<value>'
    where

value any number greater than 0.
```

**Note:** If you want the new value of this directive to be automatically updated in the Constraint Manager database every time you launch DE-HDL, use REFRESH\_ as a prefix with the directive.

#### **Example**

```
MAX_PINS_IN_NET '100'

REFRESH_MAX_PINS_IN_NET '100'
```

### **Corresponding UI Option for Allegro Design Entry HDL**

**M** Directives

# MAX\_ROW\_IMPORT\_TABLE

Sets the maximum number of rows which can be imported from the csv file to display in the *Table* object. This directive along with <u>MAX\_COL\_IMPORT\_TABLE</u> ensures that the table fits into the page on which it is displayed.

#### **Syntax**

MAX ROW IMPORT TABLE 'max num of rows imported'

#### **Example**

MAX ROW IMPORT TABLE 20

#### **Corresponding UI Option**

None

- MAX\_COL\_IMPORT\_TABLE
- EDITABLE\_IMPORT\_TABLE

**M** Directives

## Max\_Search\_Rows

Defines the maximum number of search results that can appear on a single page.

Using the Search Count slider in the user interface, you can set up to a maximum of 2500. To specify a number greater than 2500, use this directive. Max\_Search\_Rows, a COMP\_BROWSER directive, allows you to specify up to a maximum of 32767 rows.

**Note:** Specifying a number greater than 500 can impact search performance.



This directive is applicable only to the database mode.

#### Syntax

Max\_Search\_Rows 'value'

#### Example

Max Search Rows '500'

#### Corresponding UI Option

Configuration - Setup - Search - Search Count

**M** Directives

# Minimize\_On\_Add

Defines whether the Part Information Manager window should automatically minimize when you choose a part to add on the schematic.

#### **Syntax**

Minimize On\_Add 'True'| 'False'

## Example

Minimize\_On\_Add 'True'

## **Corresponding UI Option**

Configuration - Setup - Details - Minimize on Add

# Allegro Front-End CPM Directive Reference Guide M Directives

## MISO\_NET\_PATTERN

Defines the patterns used for identifying nets as Master Input Slave Output (MISO) nets.

This directive is used when the following *Connectivity Checks* audit rules are run:

- MISO and MOSI pins of ICs not connected to the same set of ICs or connectors
- MISO and MOSI pins of ICs incorrectly connected to non-MISO or non-MOSI pins
- Unconnected Chip Select pins of ICs when MISO or MOSI pins are connected
- Unconnected Clock pins of ICs when MISO or MOSI pins are connected
- Unconnected MISO and MOSI pins of ICs
- Clock pins of ICs not connected to same set of ICs or connectors as MISO and MOSI pins

These pin rules are available with the following licenses:

- Allegro System Capture Designer
- Allegro PCB Venture
- Allegro System Capture Venture
- Allegro Enterprise System Design Authoring
- Allegro Enterprise Authoring Solution

To detect a pin as MISO, the following two conditions must be met:

- The net name must match the MISO net pattern
- The pin name must match the MISO pin pattern

#### **Syntax**

MISO\_PIN\_PATTERN '<pin pattern>'

#### **Example**

MISO\_NET\_PATTERN 'MISO' 'SPI'

**M** Directives

## **Corresponding UI Option in Allegro System Capture**

None

- MISO\_PIN\_PATTERN
- MOSI NET PATTERN
- MOSI\_PIN\_PATTERN

# Allegro Front-End CPM Directive Reference Guide M Directives

## MISO\_PIN\_PATTERN

Defines the patterns used for identifying pins as Master Input Slave Output (MISO) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- MISO and MOSI pins of ICs not connected to the same set of ICs or connectors
- MISO and MOSI pins of ICs incorrectly connected to non-MISO or non-MOSI pins
- Unconnected Chip Select pins of ICs when MISO or MOSI pins are connected
- Unconnected Clock pins of ICs when MISO or MOSI pins are connected
- Unconnected MISO and MOSI pins of ICs
- Clock pins of ICs not connected to same set of ICs or connectors as MISO and MOSI pins

These pin rules are available with the following licenses:

- Allegro System Capture Designer
- Allegro PCB Venture
- Allegro System Capture Venture
- Allegro Enterprise System Design Authoring
- Allegro Enterprise Authoring Solution

#### **Syntax**

MISO\_PIN\_PATTERN '<pin pattern>'

The following default MISO pin patterns are supported:

MISO, SOMI, DI, DIN, SDI, DO, SDO, DOUT

#### **Example**

MISO\_PIN\_PATTERN 'MISO' 'SOMI' 'DI'

**M** Directives

## **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – MISO Pin Patterns

- MISO NET PATTERN
- MOSI\_NET\_PATTERN
- MOSI\_PIN\_PATTERN

# Allegro Front-End CPM Directive Reference Guide M Directives

# MONOCHROME\_PRINTING\_THRESHOLD

Enhances the printing of black and white images by customizing the threshold values. If you want an image to be darker then set higher value of threshold and for a brighter image, set the threshold value lower than the pixels value. Is an alternative for the sch::setMonochromePrintingThreshold Tcl command.

#### Syntax

MONOCHROME\_PRINTING\_THRESHOLD = 'value'

where threshold value can be 0-255. Default value is 127.

#### Example

MONOCHROME\_PRINTING\_THRESHOLD = 180

#### Corresponding UI Option

None

#### See Also

**IMAGE COLOR MODE PRINT** 

# Allegro Front-End CPM Directive Reference Guide M Directives

## MOSI\_NET\_PATTERN

Defines the patterns used for identifying nets as Master Output Slave Input (MOSI) nets.

This directive is used when the following Connectivity Checks audit rules are run:

- MISO and MOSI pins of ICs not connected to the same set of ICs or connectors
- MISO and MOSI pins of ICs incorrectly connected to non-MISO or non-MOSI pins
- Unconnected Chip Select pins of ICs when MISO or MOSI pins are connected
- Unconnected Clock pins of ICs when MISO or MOSI pins are connected
- Unconnected MISO and MOSI pins of ICs
- Clock pins of ICs not connected to same set of ICs or connectors as MISO and MOSI pins

These pin rules are available with the following licenses:

- Allegro System Capture Designer
- Allegro PCB Venture
- Allegro System Capture Venture
- Allegro Enterprise System Design Authoring
- Allegro Enterprise Authoring Solution

To detect a pin as MOSI, the following two conditions must be met:

- The net name must match the MOSI net pattern
- The pin name must match the MOSI pin pattern

#### **Syntax**

MOSI\_PIN\_PATTERN '<pin pattern>'

#### **Example**

MOSI\_NET\_PATTERN 'MOSI' 'SPI'

**M** Directives

## **Corresponding UI Option in Allegro System Capture**

None

- MISO\_NET\_PATTERN
- MISO PIN PATTERN
- MOSI\_PIN\_PATTERN

# Allegro Front-End CPM Directive Reference Guide M Directives

## MOSI\_PIN\_PATTERN

Defines the patterns used for identifying pins as Master Output Slave Input (MOSI) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- MISO and MOSI pins of ICs not connected to the same set of ICs or connectors
- MISO and MOSI pins of ICs incorrectly connected to non-MISO or non-MOSI pins
- Unconnected Chip Select pins of ICs when MISO or MOSI pins are connected
- Unconnected Clock pins of ICs when MISO or MOSI pins are connected
- Unconnected MISO and MOSI pins of ICs
- Clock pins of ICs not connected to same set of ICs or connectors as MISO and MOSI pins

These pin rules are available with the following licenses:

- Allegro System Capture Designer
- Allegro PCB Venture
- Allegro System Capture Venture
- Allegro Enterprise System Design Authoring
- Allegro Enterprise Authoring Solution

#### **Syntax**

MOSI\_PIN\_PATTERN '<pin pattern>'

The following default MOSI pin patterns are supported:

SIMO, MOSI, DO, SDO, DOUT, DI, DIN, SDI

#### **Example**

MOSI\_PIN\_PATTERN 'SIMO' 'MOSI'

**M** Directives

## **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – MOSI Pin Patterns

- MOSI NET PATTERN
- MISO\_NET\_PATTERN
- MISO\_PIN\_PATTERN

**M** Directives

# **MOVE**

Draws wires that you move as Orthogonal or Direct

## **Syntax**

MOVE 'ORTHOG' | 'DIRECT'

## **Example**

MOVE 'ORTHOG'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Wire — Add radio button

M Directives

## MULTI\_FORMAT

Allows multiple-format signal names in the design.

#### **Syntax**

MULTI\_FORMAT 'ON'|
where

ON

'()', '<>', and '[]' are considered special characters that designate a vectored signal. They cannot be used anywhere else in the signal name. The parentheses must be matched correctly and must contain either an integer or a parameter. Colon (:), comma (,) and ampersand (&) are considered special characters that represent concatenation. They cannot be used anywhere else in the signal name.

**Note:** The default value of the MULTI\_FORMAT directive is set to 'ON'. The directive can now be modified in the project and site cpm files.

#### **Example**

MULTI\_FORMAT 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

**M** Directives

## **MULTIPAGEBODERCREF**

Use this directive to generate cross-reference links for designs that have more than one type of page border used in the design.

## **Syntax**

MULTIPAGEBODERCREF '1|0'

#### **Example**

MULTIPAGEBODERCREF '0'

## **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — Advanced — Cref Links— Generate cref links for a design with multiple page borders

# Allegro Front-End CPM Directive Reference Guide M Directives

14

# **N** Directives

This chapter lists the CPM directives that start with  ${\tt N}\,$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

N Directives

## NAVIGATION\_OPTION

Sets the default view of the Schematic Cells pane in Component Revision Manager.

#### **Syntax**

NAVIGATION OPTION 'PAGE'|'INSTANCE'|'BLOCK'

where

PAGE Shows the occurrences of schematic cells (in the Schematic

Cells pane) on a per-page basis. When you specify this directive, only the page number (where the cell is located) of the design appears under the Page(s) Impacted header

column.

INSTANCE Shows the occurrences of schematic cells (in the Schematic

Cells pane) on a per-instance basis. When you specify this directive, the page number and the instance name of the cell appears under the Instance(s) Impacted header column.

BLOCK Shows the occurrences of schematic cells (in the Schematic

Cells pane) on a per-block basis. For example, you schematic may contain blocks such as top, bottom, or low. When you specify this directive, the block name (to which the schematic cell belongs) appears under the Block(s) Impacted header

column.

#### **Example**

NAVIGATION OPTION 'PAGE'

## **Corresponding UI Option for Allegro Design Entry HDL**

N Directives

# NAVLINKS\_TEXT\_FONT\_BOLD

Specifies whether the text for navigation links appear in **bold** face.

## **Syntax**

NAVLINKS\_TEXT\_FONT\_BOLD 'TRUE'|'FALSE'

The default value is TRUE.

## **Examples**

NAVLINKS TEXT FONT BOLD 'TRUE'

N Directives

# NAVLINKS\_TEXT\_FONT\_COLOR

Sets the color of the text for navigation links.

#### **Syntax**

NAVLINKS TEXT FONT COLOR '<font color>'

Where

font\_color The default color of the text for navigation links. The value

can be specified as a hex color code or the name of the

color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#0000FF' (Blue).

#### **Examples**

NAVLINKS TEXT FONT COLOR '#0000FF'

N Directives

# NAVLINKS\_TEXT\_FONT\_ITALIC

Specifies whether the text for navigation links appear in italics.

## **Syntax**

NAVLINKS\_TEXT\_FONT\_ITALIC 'TRUE'|'FALSE'

The default value is FALSE.

## **Examples**

NAVLINKS TEXT FONT ITALIC 'TRUE'

N Directives

# NAVLINKS\_TEXT\_FONT\_NAME

Sets the font face used to display the text for navigation links.

## **Syntax**

NAVLINKS TEXT FONT NAME '<font name>'

Where

font\_name

The default font face used to display the text for navigation links. The value can be any of the system-supported fonts.

The default value is 'ARIAL'.

## **Examples**

NAVLINKS TEXT FONT NAME 'ARIAL'

N Directives

# NAVLINKS\_TEXT\_FONT\_SIZE

Sets the size of the text for navigation links.

## **Syntax**

NAVLINKS TEXT FONT SIZE '<font size>'

Where

font\_size The default font size used to display the text for navigation

links.

The default value is '5'.

Valid Range: 1 to 72

## **Examples**

NAVLINKS\_TEXT\_FONT\_SIZE '10'

# Allegro Front-End CPM Directive Reference Guide N Directives

# NAVLINKS\_TEXT\_FONT\_UNDERLINE

Specifies whether the text for navigation links appear underlined.

## **Syntax**

NAVLINKS\_TEXT\_FONT\_UNDERLINE 'TRUE'|'FALSE'

The default value is TRUE.

## **Examples**

NAVLINKS\_TEXT\_FONT\_UNDERLINE 'TRUE'

N Directives

# NAVLINKS\_TEXT\_MARGIN

Sets the margin or the space around navigation links.

## **Syntax**

```
NAVLINKS_TEXT_MARGIN '<value>'
Where
```

value

Any positive integer value.

The default value is 1.

```
NAVLINKS_TEXT_MARGIN '1'
NAVLINKS_TEXT_MARGIN '0.5'
```

# **NET\_NAME\_CHARS**

The NET\_NAME\_CHARS Directive specifies special (non-alphanumeric) characters permitted in physical net names in Allegro System Capture and Packager-XL.

The NET\_NAME\_CHARS Directive does not has impact on physical net names in the state file. It impacts only new net names. If you want to use nets that are already assigned, use the REPACKAGE directive.

The NET\_NAME\_CHARS directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

#### **Syntax**

```
NET_NAME _CHARS character[,character]...;
where
```

are the special character(s) allowed in physical net names. More than one character can be specified by separating each character with a comma (to include a comma as a special
character, enclose the comma in single quotes).

The default is the PCB Editor *legal* character set which, is listed below:

$$\#$$
, %, &, (), +, -, \_, /, =, >, ., :, ?, [], ^, ', I, and 0-9

#### **Example**

#### **Corresponding UI Option for Allegro System Capture**

None

#### Corresponding UI Option for Design Entry HDL

None

N Directives

# **NET NAME LENGTH**

The NET\_NAME\_LENGTH controls the maximum length of physical net names generated by the packager in Allegro System Capture and Packager-XL. If a physical net name is already in the state file and its length is longer than the value specified, it generates an error message.

The NET\_NAME\_LENGTH directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

#### **Syntax**

NET NAME LENGTH number;

#### where

number	is the maximum number of characters for a physical net name.	
--------	--	--

The default value for the NET\_NAME\_LENGTH is 31.

**Note:** If you change the default value of this directive, it would take effect only when you repackage the design keeping the *Regenerate Physical Net Names* option on.

#### Example

NET NAME LENGTH 18;

#### Corresponding UI Option for Allegro System Capture

Edit - Preferences - Schematic - ECO/Packager - Physical Net Name Max Length

#### Corresponding UI Option for Design Entry HDL

None

N Directives

# NETGROUP\_FILL\_COLOR

Sets the default fill color for netgroups.

### **Syntax**

NETGROUP\_FILL\_COLOR '<fill\_color>'

Where

fill\_color

The default fill color for netgroups. The value can be specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FFFFFF' (White).

#### **Examples**

NETGROUP\_FILL\_COLOR '#E8EFF7'

N Directives

# **NETGROUP\_FILL\_STYLE**

Sets the style that is used to fill netgroups.

## **Syntax**

```
NETGROUP_FILL_STYLE '<fill_style>'
Where
```

fill\_style

The default fill style for netgroups.

Valid values: none, solid (default).

```
NETGROUP_FILL_STYLE 'none'
NETGROUP_FILL_STYLE 'solid'
```

N Directives

# NETGROUP\_LINE\_CAP\_STYLE

A line cap style defines the ending of a line. This directive defines the line cap style for netgroups.

### **Syntax**

```
NETGROUP_LINE_CAP_STYLE '<cap_style>'
Where
```

cap\_style

The default line cap style for netgroups.

Valid values: round-cap (default), square-cap, diamond-cap, arrowhead-cap.

```
NETGROUP_LINE_CAP_STYLE 'round-cap'
NETGROUP LINE CAP STYLE 'diamond-cap'
```

N Directives

# **NETGROUP\_LINE\_COLOR**

Sets the line color for netgroups.

### **Syntax**

NETGROUP LINE COLOR '<line color>'

Where

line\_color

The default line color for netgroups. The value can be specified as a hex color code or the name of the color.

For example, you can specify, <code>'#FF0000'</code> or <code>'RED'</code> to

represent red.

The default value is '#33CC00' (Green).

#### **Examples**

NETGROUP LINE COLOR '#003C77'

N Directives

# **NETGROUP\_LINE\_JOIN\_STYLE**

Sets the type of corner created when two lines of a netgroup join or meet.

#### **Syntax**

```
NETGROUP_LINE_JOIN_STYLE '<join_style>'
Where
```

join\_style

The default line join style for netgroup lines.

Valid values: miter-join, round-join (default),

bevel-join.

```
NETGROUP_LINE_JOIN_STYLE 'round-join'
NETGROUP LINE JOIN STYLE 'bevel-join'
```

# **NETGROUP\_LINE\_STYLE**

Specifies the default line style for netgroups.

## **Syntax**

NETGROUP\_LINE\_STYLE '<line\_style>'

Where

line\_style

The default line style for netgroups.

Valid values: solid (default), dash, dot, dash-dot, dash-dot-dot.



## **Examples**

NETGROUP\_LINE\_STYLE 'dot'
NETGROUP LINE STYLE 'solid'

N Directives

# **NETGROUP\_LINE\_WIDTH**

Sets the default line width for netgroups.

## **Syntax**

NETGROUP LINE WIDTH '<line width>'

Where

line\_width The default line width for netgroups.

The default value is '5'.

Valid Range: 1 to 72

### **Examples**

NETGROUP LINE WIDTH '10'

N Directives

# **NETGROUP\_TEXT\_FONT\_BOLD**

Specifies whether the netgroup text appears in **bold** face.

## **Syntax**

NETGROUP\_TEXT\_FONT\_BOLD 'TRUE'|'FALSE'

The default value is FALSE.

## **Examples**

NETGROUP TEXT FONT BOLD 'FALSE'

N Directives

# NETGROUP\_TEXT\_FONT\_COLOR

Sets the font color of the text for netgroups.

#### **Syntax**

NETGROUP TEXT FONT COLOR '<font color>'

Where

font\_color The default font color of the text for netgroups. The value

can be specified as a hex color code or the name of the

color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#000000' (Black).

#### **Examples**

NETGROUP TEXT FONT COLOR '#000000'

N Directives

# **NETGROUP\_TEXT\_FONT\_ITALIC**

Specifies whether the netgroup text appears in *italics*.

## **Syntax**

NETGROUP\_TEXT\_FONT\_ITALIC 'TRUE'|'FALSE'

The default value is FALSE.

## **Examples**

NETGROUP TEXT FONT ITALIC 'FALSE'

N Directives

# **NETGROUP\_TEXT\_FONT\_NAME**

Sets the font face used to display netgroup text.

### **Syntax**

NETGROUP TEXT FONT NAME '<font name>'

Where

font\_name The default font face used to display netgroup text. The

value can be any of the system-supported fonts.

The default value is 'ARIAL'.

### **Examples**

NETGROUP TEXT FONT NAME 'ARIAL BLACK'

N Directives

# **NETGROUP\_TEXT\_FONT\_SIZE**

Sets the font size of the netgroup text.

## **Syntax**

NETGROUP TEXT FONT SIZE '<font size>'

Where

font\_size The default font size used to display netgroup text.

The default value is '5'.

Valid Range: 1 to 72

#### **Examples**

NETGROUP TEXT FONT SIZE '10'

N Directives

# **NETGROUP\_TEXT\_FONT\_UNDERLINE**

Specifies whether netgroup text appears underlined.

## **Syntax**

NETGROUP\_TEXT\_FONT\_UNDERLINE 'TRUE'|'FALSE'

The default value is TRUE.

## **Examples**

NETGROUP\_TEXT\_FONT\_UNDERLINE 'FALSE'

N Directives

# **NETGROUP\_TEXT\_MARGIN**

Sets the margin or the space around text in tables.

## **Syntax**

```
NETGROUP_TEXT_MARGIN '<value>'
Where
```

value

Any positive integer value.

The default value is 1.

```
NETGROUP_TEXT_MARGIN '1'
NETGROUP_TEXT_MARGIN '0.5'
```

# **NETSPLIT\_SUFFIX**


Applies a suffix to the name of a net that is automatically created on dropping a two-pin discrete on a wire.

#### **Syntax**

NETSPLIT SUFFIX '<suffix>'

suffix

A single letter which is added as a suffix to the netname of a split net. The default value is 'X'. The following image illustrates that after a resistor is placed on a net named NET\_123, the suffix 'X' is added to the netname:



#### **Example**

NETSPLIT SUFFIX 'X'

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - Net-Split Suffix

N Directives

# **NEW\_PROPERTY\_VISIBILITY**

Using this directive, you can set the default visibility to be used for the newly added properties on canvas.

### **Syntax**

NEW\_PROPERTY\_VISIBILITY 'OFF'|'ON'

*OFF* New properties are visible on the canvas.

ON New properties are not visible on the canvas.

#### **Example**

NEW PROPERTY VISIBILITY 'OFF'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - General - Display value for newly added attributes

N Directives

# **NO\_CONNECT**

Using this directive, you can add a symbol to the *No connect* section of the *Special Symbols* bucket that is to be used as an offpage connector for input signals.

### **Syntax**

NO_CONNECT ' <libra:< th=""><th>ry:cell:view&gt;'</th></libra:<>	ry:cell:view>'
where	
library	Enter the library name in which you want the symbol to be added.
cell	Enter the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.
view	Enter the view name in which you want the symbol to be added.

### **Example**

### **Corresponding UI Option**

None

N Directives

# NO\_FEEDBACK

The NO\_FEEDBACK directive disables property feedback from PCB Editor to preserve the value in the state file. Properties that are fed back from an PCB Editor board get to the schematic in three steps:

- 1. From the board to \*view.dat files.
- 2. From \*view.dat files to pst\*.dat files.
- **3.** From the pstback.dat file to the schematic.

Properties that are fed back from an PCB Editor board to \*view.dat files are controlled through the pxlBA.txt file. This file lists the properties that are extracted from the board and stored in \*view.dat files.

The NO\_FEEDBACK directive is used for the properties that are fed back from \*view.dat files to pst\*.dat file. Properties specified through the NO\_FEEDBACK directive, although present in the \*view.dat files, are not updated or included in the pst\*.dat files.

The NO\_BACKANNOTATE property is used for the properties that are fed back from the pstback.dat file to the schematic. This property used on a per instance basis allows the prevention of the updated values appearing in the pstback.dat file and therefore does not update the values on the schematic. For more details, see Allegro Platform Properties Reference guide.

#### **Syntax**

NO\_FEEDBACK property [,property] ...;

property Re	presents a property name in the schematic.
-------------	--

The default value for the NO\_FEEDBACK directive is none, or feedback is allowed for all properties

### Example

NO FEEDBACK LOCATION;

N Directives

# NON\_GRAPHIC\_MODE\_FOR\_CM

Set this directive to launch Constraint Manager in the non-GUI mode. Constraint Manager will launch in the console mode.

### **Syntax**

NON GRAPHIC MODE FOR CM 'ON' | 'OFF'

### **Example**

NON GRAPHIC MODE FOR CM 'ON'

## **Corresponding UI Option**

None

N Directives

# NOTE\_COLOR

Changes the default note color.

#### **Syntax**

```
NOTE_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

#### **Example**

NOTE COLOR 'PURPLE'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Note

#### See Also

- BACKGROUND COLOR
- DOT COLOR
- OCCPROP COLOR
- HIGHLIGHT COLOR
- SYMBOL COLOR
- WIRE\_COLOR

# NUM\_OLD\_VERSIONS

The NUM\_OLD\_VERSIONS directive specifies the maximum number of old versions retained for each output file generated by the packager.

#### **Syntax**

NUM\_OLD\_VERSIONS number;

number	Number of versions

The default value for the NUM\_OLD\_VERSIONS directive is three.

#### **Example**

NUM OLD VERSIONS 3;

Packager-XL always produces the pstchip.dat file. If pstchip.dat files exist, Packager-XL starts numbering them as pstchip.dat, 1, pstchip.dat, 2, and pstchip.dat, 3. The highest number represents the most recent file.

Note: The version number is kept consistent across the entire set of output files.

15

# **O Directives**

This chapter lists the CPM directives that start with  $\circ$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# **Text Object Types**

This section explains the different types of text objects that <OBJECT> directives work on.

There are two categories of text objects in System Capture. The first category supports full Unicode characters and extensive formatting capabilities. These are purely for documentation and are not passed in the front to back or back to front flows.

The second category of text is applicable to component instances, signals, and properties. The values of these objects are passed in the flow, for example netlist.

- Documentation text objects:
   Support printable Unicode characters
   Support extensive text formatting, such as bold, italics, underline, or color, including the ability to format a portion of the selected text.
  - ☐ Include RICH\_NOTEs, such as notes, text added to blocks, connectors, and tables.
- Flow text

Printable ASCII characters that form valid signal names are supported. Formatting is applied to the entire text and not to a partial selection. Flow text include:

- □ SIMPLE\_NOTE
  Signal names on wires, buses, and NetGroups.
- □ INST\_TEXT

  Properties on primitives and block instances
- □ ROUTE TEXT

Represents properties on wires and buses

# <OBJECT>\_FILL\_STYLE

Sets the style that is used to fill shapes of the specified object type.

#### **Syntax**

```
<OBJECT> STYLE '<fill style>'
```

OBJECT	Represents the object type for which the directive is set.
<del>-</del>	The default fill style for the specified object type. The fill style can be solid or none.

```
INST_FILL_STYLE 'solid'
PIN_FILL_STYLE 'none'
RAT_FILL_STYLE 'solid'
BUS_FILL_STYLE 'solid'
RICH_NOTE_FILL_STYLE 'none'
ROUTE_FILL_STYLE 'solid'
GRAPHIC_BLOCK_FILL_STYLE 'solid'
GRAPHIC_CONNECTOR_FILL_STYLE 'solid'
PROPERTY_FILL_STYLE 'none'
NOTE_FILL_STYLE 'none'
OCC_PROPERTY_FILL_STYLE 'none'
SIMPLE_NOTE_FILL_STYLE 'none'
```

O Directives

# <OBJECT>\_LINE\_CAP\_STYLE

A line cap style defines the ending of a line. This directive defines the line cap style for the specified object type.

#### **Syntax**

```
<OBJECT>_LINE_CAP_STYLE '<line_cap_style>'
```

OBJECT	Represents the object type for which the directive is set.
line_cap_style	The default line cap style for the specified object type.
	A line cap style can be round-cap, square-cap, diamond-cap, or arrowhead-cap.

```
INST_LINE_CAP_STYLE 'round-cap'
RAT_LINE_CAP_STYLE 'round-cap'
RICH_NOTE_LINE_CAP_STYLE 'diamond-cap'
OCC_PROPERTY_LINE_CAP_STYLE 'square-cap'
PIN_LINE_CAP_STYLE 'round-cap'
BUS_LINE_CAP_STYLE 'round-cap'
ROUTE_LINE_CAP_STYLE 'diamond-cap'
NOTE_LINE_CAP_STYLE 'square-cap'
PROPERTY_LINE_CAP_STYLE 'round-cap'
SIMPLE_NOTE_LINE_CAP_STYLE 'round-cap'
GRAPHIC_BLOCK_LINE_CAP_STYLE 'diamond-cap'
GRAPHIC_CONNECTOR_LINE_CAP_STYLE 'square-cap'
```

# <OBJECT>\_LINE\_COLOR

Sets the line color for the specified object type.

#### **Syntax**

```
<OBJECT> LINE COLOR '<line color>'
```

OBJECT	Represents the object type for which the directive is set.
line_color	The default line color for the specified object type. The value is specified in hex color code. For example, #CC0000 and #FF0000 represent shades of the color red, while #0022CC is a shade of blue.

```
INST_LINE_COLOR '#CC0000'
RAT_LINE_COLOR '#FF0000'
RICH_NOTE_LINE_COLOR '#0022CC'
PIN_LINE_COLOR '#AA8844'
SIMPLE_NOTE_LINE_COLOR '#0000CC'
ROUTE_LINE_COLOR '#CC0000'
PROPERTY_LINE_COLOR '#FF0000'
NOTE_LINE_COLOR '#0022CC'
BUS_LINE_COLOR '#AA8844'
OCC_PROPERTY_LINE_COLOR '#0000ff'
GRAPHIC_CONNECTOR_LINE_COLOR '#0000CC'
GRAPHIC_BLOCK_LINE_COLOR '#0000CC'
```

#### O Directives

# <OBJECT>\_LINE\_JOIN\_STYLE

Sets the type of corner created when two lines of the specified object type join or meet.

#### **Syntax**

```
<OBJECT>_LINE_JOIN_STYLE '<line_join_style>'
```

OBJECT	Represents the object type for which the directive is set.
	The default line join style for the specified object type. A line join style can be miter-join, round-join, or bevel-join.

```
INST_LINE_JOIN_STYLE 'round-join'
PIN_LINE_JOIN_STYLE 'miter-join'
RAT_LINE_JOIN_STYLE 'bevel-join'
ROUTE_LINE_JOIN_STYLE 'round-join'
BUS_LINE_JOIN_STYLE 'round-join'
NOTE_LINE_JOIN_STYLE 'miter-join'
RICH_NOTE_LINE_JOIN_STYLE 'bevel-join'
SIMPLE_NOTE_LINE_JOIN_STYLE 'round-join'
PROPERTY_LINE_JOIN_STYLE 'round-join'
OCC_PROPERTY_LINE_JOIN_STYLE 'miter-join'
GRAPHIC_BLOCK_LINE_JOIN_STYLE 'bevel-join'
GRAPHIC_CONNECTOR_LINE_JOIN_STYLE 'round-join'
```

# <OBJECT>\_LINE\_STYLE

Specifies the default line style of the specified object type.

#### **Syntax**

<OBJECT> LINE STYLE '<line style>'

OBJECT	Represents the object type for which the directive is set.
line_style	The default line style of the objects of the specified type. The line style can be:
	■ solid
	■ dash
	■ dot
	■ dash-dot
	■ dash-dot-dot
	GUI equivalent of line style:
	Line style

```
PIN_LINE_STYLE 'SOLID'

RAT_LINE_STYLE 'DASH'

RICH_NOTE_LINE_STYLE 'DOT'

OCC_PROPERTY_LINE_STYLE 'DASH-DOT'

INST_LINE_STYLE 'DASH-DOT-DOT'

BUS_LINE_STYLE 'DOT'

ROUTE_LINE_STYLE 'SOLID'

NOTE_LINE_STYLE 'DASH'

PROPERTY_LINE_STYLE 'SOLID'

SIMPLE NOTE LINE STYLE 'DASH'
```

GRAPHIC\_BLOCK\_STYLE\_LINE\_STYLE 'SOLID'
GRAPHIC CONNECTOR STYLE LINE STYLE 'DASH'

# <OBJECT>\_LINE\_WIDTH

Specifies the default line width of the specified object type.

#### **Syntax**

```
<OBJECT> LINE WIDTH '<line width>'
```

OBJECT	Represents the object type for which the directive is set.
line_width	The default line width of the objects of the specified type. The value can range from 0 to 100.

```
INST_LINE_WIDTH '2'
PIN_LINE_WIDTH '1'
RAT_LINE_WIDTH '2'
BUS_LINE_WIDTH '1'
ROUTE_LINE_WIDTH '2'
NOTE_LINE_WIDTH '1'
PROPERTY_LINE_WIDTH '2'
OCC_PROPERTY_LINE_WIDTH '1'
OUTLINE_LINE_WIDTH '3'
RICH_NOTE_LINE_WIDTH '2'
SIMPLE_NOTE_LINE_WIDTH '1'
GRAPHIC_BLOCK_STYLE_LINE_WIDTH '2'
GRAPHIC_CONNECTOR_STYLE_LINE_WIDTH '1'
```

# <OBJECT>\_TEXT\_FONT\_BOLD

Specifies whether the text for the object appears in **bold** face.

#### **Syntax**

```
<OBJECT> TEXT FONT BOLD 'TRUE'|'FALSE'
```

OBJECT

Represents the object type for which the directive is set.

```
INST_TEXT_FONT_BOLD 'FALSE'

PIN_TEXT_FONT_BOLD 'FALSE'

BUS_TEXT_FONT_BOLD 'FALSE'

NOTE_TEXT_FONT_BOLD 'FALSE'

RAT_TEXT_FONT_BOLD 'FALSE'

ROUTE_TEXT_FONT_BOLD 'FALSE'

RICH_NOTE_TEXT_FONT_BOLD 'TRUE'

PROPERTY_TEXT_FONT_BOLD 'FALSE'

OCC_PROPERTY_TEXT_FONT_BOLD 'FALSE'

SIMPLE_NOTE_TEXT_FONT_BOLD 'FALSE'

GRAPHIC_CONNECTOR_TEXT_FONT_BOLD 'FALSE'
```

O Directives

# <OBJECT>\_TEXT\_FONT\_COLOR

Sets the color of the text for the specified object type.

#### **Syntax**

```
<OBJECT> TEXT FONT COLOR 'font color'
```

OBJECT	Represents the object type for which the directive is set.
font_color	The default color of the text for the specified object type. The value can be expressed as a hex color code or the name of the color. For example, you can specify, '#FF0000' or 'RED' to represent red.

```
INST_TEXT_FONT_COLOR '#000000'
PIN_TEXT_FONT_COLOR '#FF0000'
RAT_TEXT_FONT_COLOR '#0000FF'
ROUTE_TEXT_FONT_COLOR '#000FF'
BUS_TEXT_FONT_COLOR '#00FF00'
RICH_NOTE_TEXT_FONT_COLOR '#00FF00'
NOTE_TEXT_FONT_COLOR '#00FF00'
SIMPLE_NOTE_TEXT_FONT_COLOR '#00FF00'
GRAPHIC_BLOCK_TEXT_FONT_COLOR 'BLUE'
GRAPHIC_CONNECTOR_TEXT_FONT_COLOR '#000000'
PROPERTY_TEXT_FONT_COLOR '#000000'
```

# <OBJECT>\_TEXT\_FONT\_ITALIC

Specifies whether the text for the specified object appears in *italics*.

#### **Syntax**

```
<OBJECT> TEXT FONT ITALIC 'TRUE'|'FALSE'
```

OBJECT

Represents the object type for which the directive is set.

```
BUS_TEXT_FONT_ITALIC 'FALSE'

NOTE_TEXT_FONT_ITALIC 'TRUE'

INST_TEXT_FONT_ITALIC 'FALSE'

PIN_TEXT_FONT_ITALIC 'TRUE'

RAT_TEXT_FONT_ITALIC 'FALSE'

ROUTE_TEXT_FONT_ITALIC 'FALSE'

RICH_NOTE_TEXT_FONT_ITALIC 'TRUE'

PROPERTY_TEXT_FONT_ITALIC 'FALSE'

OCC_PROPERTY_TEXT_FONT_ITALIC 'FALSE'

SIMPLE_NOTE_TEXT_FONT_ITALIC 'FALSE'

GRAPHIC_CONNECTOR_TEXT_FONT_ITALIC 'FALSE'
```

#### O Directives

# <OBJECT>\_TEXT\_FONT\_NAME

Sets the font face used to display the text for the specified object type.

## **Syntax**

```
<OBJECT> TEXT FONT NAME '<font name>'
```

OBJECT	Represents the object type for which the directive is set.
_	The default font face used to display the text for the specified object type. The value can be any of the system-supported fonts.

#### **Examples**

```
INST_TEXT_FONT_NAME 'Arial'
PIN_TEXT_FONT_NAME 'Helvetica'
RAT_TEXT_FONT_NAME 'Courier'
ROUTE_TEXT_FONT_NAME 'Courier'
RICH_NOTE_TEXT_FONT_NAME 'Helvetica'
BUS_TEXT_FONT_NAME 'Segoe UI'
NOTE_TEXT_FONT_NAME 'Times'
PROPERTY_TEXT_FONT_NAME 'Tahoma'
OCC_PROPERTY_TEXT_FONT_NAME 'Courier New'
SIMPLE_NOTE_TEXT_FONT_NAME 'Arial'
GRAPHIC_BLOCK_TEXT_FONT_NAME 'Tahoma'
GRAPHIC_CONNECTOR_TEXT_FONT_NAME 'Arial'
```

O Directives

# <OBJECT>\_TEXT\_FONT\_SIZE

Sets the size of the text for the specified object type.

### **Syntax**

```
<OBJECT> TEXT FONT SIZE '<font size>'
```

OBJECT	Represents the object type for which the directive is set.
font_size	The default font size used to display the text for the specified object type.

### **Examples**

```
INST_TEXT_FONT_SIZE '5'
PIN_TEXT_FONT_SIZE '5'
OCC_PROPERTY_TEXT_FONT_SIZE '5'
BUS_TEXT_FONT_SIZE '5'
NOTE_TEXT_FONT_SIZE '10'
RAT_TEXT_FONT_SIZE '5'
ROUTE_TEXT_FONT_SIZE '5'
RICH_NOTE_TEXT_FONT_SIZE '20'
PROPERTY_TEXT_FONT_SIZE '3'
SIMPLE_NOTE_TEXT_FONT_SIZE '10'
GRAPHIC_BLOCK_TEXT_FONT_SIZE '30'
GRAPHIC_CONNECTOR_TEXT_FONT_SIZE '15'
```

# <OBJECT>\_TEXT\_FONT\_UNDERLINE

Specifies whether the text for the object appears underlined.

### **Syntax**

```
<OBJECT> TEXT FONT UNDERLINE 'TRUE'|'FALSE'
```

OBJECT

Represents the object type for which the directive is set.

### **Examples**

```
INST_TEXT_FONT_UNDERLINE 'FALSE'

PIN_TEXT_FONT_UNDERLINE 'FALSE'

BUS_TEXT_FONT_UNDERLINE 'FALSE'

NOTE_TEXT_FONT_UNDERLINE 'FALSE'

RAT_TEXT_FONT_UNDERLINE 'FALSE'

ROUTE_TEXT_FONT_UNDERLINE 'FALSE'

RICH_NOTE_TEXT_FONT_UNDERLINE 'FALSE'

PROPERTY_TEXT_FONT_UNDERLINE 'FALSE'

OCC_PROPERTY_TEXT_FONT_UNDERLINE 'FALSE'

SIMPLE_NOTE_TEXT_FONT_UNDERLINE 'FALSE'

GRAPHIC_CONNECTOR_TEXT_FONT_UNDERLINE 'FALSE'
```

# OCCPROP\_COLOR

Changes the default occurrence property color.

### **Syntax**

```
OCCPROP_COLOR
'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'
WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

### **Example**

OCCPROP COLOR 'PURPLE'

### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Occurrence Property

- BACKGROUND COLOR
- DOT COLOR
- NOTE\_COLOR
- HIGHLIGHT COLOR
- SYMBOL COLOR
- WIRE COLOR

# **OFFPAGE**

Use this directive to specify the library:cell:view of the symbol to be used as off page connector in the generated document schematic.

## **Syntax**

offpage <library.cell:view>

## **Example**

offpage 'standard.offpage:sym 1'

## **Corresponding UI Option for System Connectivity Manager**

O Directives

# OFFPAGE\_INPUT

Using this directive you can add a symbol to the *Offpage* section of the *Special Symbols* bucket that is to be used as an offpage connector for input signals.

## **Syntax**

OFFPAGE\_INPUT '<library:cell:view>'

### where

library	Enter the library name in which you want the symbol to be added.
cell	Enter the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.
view	Enter the view name in which you want the symbol to be

## Example

OFFPAGE\_INPUT 'standard.offpage:sym\_1'

added.

## **Corresponding UI Option**

O Directives

# OFFPAGE\_IO

Using this directive you can add a symbol to the *Offpage* section of the *Special Symbols* bucket that is to be used as an offpage connector for InOut signals.

## **Syntax**

OFFPAGE IO '<library:cell:view>'

### where

library	Enter the library name in which you want the symbol to be added.
cell	Enter the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.
view	Enter the view name in which you want the symbol to be

added.

### **Example**

OFFPAGE\_IO 'standard.offpage:sym\_3'

## **Corresponding UI Option**

O Directives

# OFFPAGE\_OUTPUT

Using this directive you can add a symbol to the *Offpage* section of the *Special Symbols* bucket that is to be used as an offpage connector for output signals.

## **Syntax**

OFFPAGE OUTPUT '<library:cell:view>'

### where

library	Enter the library name in which you want the symbol to be added.
cell	Enter the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.
view	Enter the view name in which you want the symbol to be added.

## **Example**

OFFPAGE\_OUTPUT 'standard.offpage:sym\_2'

# **Corresponding UI Option**

# old\_versions\_count

This directive can be used to limit the number of backup PTF files that are created for the part\_table.ptf file in flatlib. This directive can be set at the site or project level.

### **Syntax**

old versions count '<integer count >'

## Example

old\_versions\_count '10'

## **Corresponding UI Option**

# OMIT\_CELL\_FROM\_CREF\_PARTS

Suppresses the design name and the white space from the crefparts report. Note that this directive eliminates the extra white spaces due to the removal of the design name.

## **Syntax**

OMIT CELL FROM CREF PARTS 'ON' | 'OFF'

## **Example**

OMIT\_CELL\_FROM\_CREF\_PARTS 'ON'

### **Corresponding UI Option**

None

#### See Also

OMIT CELL FROM CREF PARTS

# **OMIT\_CREFPARTS\_HIERARCHY**

Use the OMIT\_CREFPARTS\_HIERARCHY directive to omit higher level cells from the parts by page report (crefparts.txt file), when the flattened schematic (schoref view) is generated.

#### **Value**

OMIT CREFPARTS HIERARCHY 'ON' | 'OFF'

## **Example**

OMIT\_CREFPARTS\_HIERARCHY 'ON'

### **Corresponding UI Option**

None

#### See Also

OMIT CELL FROM CREF PARTS

# OMIT\_DOWN\_HIERARCHY

Omits cross-references down the hierarchy.

#### Value

OMIT DOWN HIERARCHY 'ON' | 'OFF'

### **Example**

OMIT\_DOWN\_HIERARCHY 'ON'

## **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Format page — Formatting Options — Omit Xrefs Down Hierarchy

#### See Also

OMIT CELL FROM CREF PARTS

**OMIT CREFPARTS HIERARCHY** 

OMIT\_ZONE\_INFO

# OMIT\_ZONE\_INFO

Creates cross reference by page number only and omits the zone (page grid) information.

**Note:** By default, CRefer includes information about the page border zones in the cross references. For example, when this directive is set to OFF, a signal may have the following cross reference 1C7<sup>^</sup>. However, when the directive is set to ON, CRefer records the cross reference as 1<sup>^</sup>.

#### Value

OMIT ZONE INFO 'ON' | 'OFF'

### **Example**

OMIT ZONE INFO 'ON'

### **Corresponding UI Option**

Project Manager: Tools — CRefer — Options — Cross Referencer Options dialog box — Content page — Write Options — Omit Zone Information

#### See Also

OMIT\_CELL\_FROM\_CREF\_PARTS
OMIT\_CREFPARTS\_HIERARCHY
OMIT\_DOWN\_HIERARCHY

# Online\_Mode

Lets you specify the mode for the subsequent launch of Part Information Manager:

- Database
- Cache

### **Syntax**

```
Online_Mode 'False' | 'True'
```

## Examples

```
Online_Mode 'False'
```

This will launch Part Information Manager in the cache mode.

```
Online_Mode 'True'
```

This will launch Part Information Manager in the database mode.

## **Corresponding UI Option**

Configuration - Setup - General - Launch Mode for Next Invocation

# OPEN\_ONLY\_ACTIVE\_TAB

When opening a design, only first tab is opened and the other open tabs from last tool invocation are ignored.

## **Syntax**

OPEN ONLY ACTIVE TAB 'TRUE' | 'FALSE'

### **Example**

OPEN ONLY ACTIVE TAB 'TRUE'

O Directives

## **OPTIMIZE**

The OPTIMIZE directive specifies that existing assignments can be modified in order to optimize the packaged design.

Optimization operates as follows:

- Minimizes the number of packages used in a design by condensing free slots.
- Affects only instances with multiple slots to minimize the number of slots swapped.
- Removes unused packages from the design.

No new packages are created during optimization.

To use the OPTIMIZE directive, package the design, create a state file containing the packaging for the design, and make changes to the schematic or layout.

Since Packager-XL by default attempts to preserve the existing packaging assignments, changes to the design can result in less than optimal packaging.

### **Syntax**

```
OPTIMIZE on off;
```

The default value for the OPTIMIZE directive is off.

#### **Example**

OPTIMIZE on;

# ORIENT\_NET\_NAME\_DISPLAY

Controls whether the net names are displayed vertically along the vertical wire and bus segments.

### **Syntax**

ORIENT NET NAME DISPLAY 'YES' | 'NO'

YES The orientation of netnames is changed to vertical for vertical

wire and bus segments.

NO The orientation of all netnames is horizontal.

### **Example**

ORIENT NET NAME DISPLAY 'YES'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - Display Net Name on Vertical Segment

O Directives

# OUT\_PORT\_PIN\_SIDE

This directive defines the default placement location of the output ports on the symbol outline.

## **Syntax**

OUT_PORT_PIN_SIDE 'LEFT'	'RIGHT' 'UP' 'DOWN'
LEFT	Output ports are automatically placed on the left side of the symbol outline.
RIGHT	Output ports are automatically placed on the right side of the symbol outline.
	This is the default value.
UP	Output ports are automatically placed on the top side of the symbol outline.
DOWN	Output ports are automatically placed on the bottom

side of the symbol outline.

## **Example**

```
OUT_PORT_PIN_SIDE 'LEFT'
OUT PORT PIN SIDE 'UP'
```

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Wiring/Ports - Out

O Directives

## **OUTPORT**

The OUTPORT directive is used in Allegro System Capture and Schgen. This directive is used to add output port to the *Port* section of the *Special Symbols* bucket.

### **Syntax**

OUTPORT '<library:cell:view>'

#### where

1ibrary is the library name in which you want the symbol to be added.

is the cell name of the library in which you want the symbol to

be added. This name appears in the Special Symbols

bucket.

view is the view name in which you want the symbol to be added.

### **Example**

OUTPORT 'standard.outport:sym 1'

### **Corresponding UI Option for Allegro System Capture**

None

### **Corresponding UI Option for System Connectivity Manager**

None

#### See Also

<u>INPORT</u>

**IOPORT** 

# **OUTPUT**

The OUTPUT directive specifies the output files that Packager-XL writes. If you omit this directive, Packager-XL writes the netlist, report, xref, and pinlist files.

The OUTPUT directive can appear more than once in the project file.

## **Syntax**

OUTPUT on off output\_file[,output\_file]...;

on	Generates all output files.
off	Prevents the generation of output files.
output_file	Possible output files include:
	netlist - Generates the pstxprt, pstxnet, and pstchip files.
	■ changes - Generates the pxl.chg file.
	■ report - <b>Generates the</b> pstrprt.dat file.
	■ xref - <b>Generates the</b> pstxref.dat file.
	■ pinlist - <b>Generates the</b> pstpin.dat file.

The default value for the OUTPUT directive is on.

## **Example**

OUTPUT netlist;

O Directives

# **OUTPUT\_ASCII**

Saves an ASCII representation of the logic.

## **Syntax**

OUTPUT ASCII 'ON'|'OFF'

## **Example**

OUTPUT\_ASCII 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write— ASCII File

- <u>OUTPUT BINARY</u>
- OUTPUT\_DEPENDENCY

# **OUTPUT\_BINARY**

Saves a binary representation of the logic.

### **Syntax**

OUTPUT BINARY 'ON' | 'OFF'

## **Example**

OUTPUT\_BINARY 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write — Binary File

- OUTPUT ASCII
- OUTPUT\_DEPENDENCY

# **OUTPUT\_DEPENDENCY**

Saves an ASCII file with dependency information.

### **Syntax**

OUTPUT\_DEPENDENCY 'ON' | 'OFF'

## **Example**

OUTPUT\_DEPENDENCY 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Schematic Write — Dependency File

- <u>OUTPUT BINARY</u>
- OUTPUT ASCII

# **OUTPUT\_VERILOG**

Creates a Verilog text representation of the design when it is saved. This is always created when the Create Netlist option is on.

### **Syntax**

OUTPUT VERILOG 'ON' | 'OFF'

#### **Example**

OUTPUT VERILOG 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Create Netlist — Verilog

- OUTPUT\_BINARY
- OUTPUT\_ASCII
- OUTPUT VHDL

O Directives

# OUTPUT\_VHDL

Creates a VHDL text representation of the design when it is saved.

## **Syntax**

OUTPUT VHDL 'ON' | 'OFF'

## **Example**

OUTPUT\_VHDL 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Output page — Create Netlist — VHDL

- <u>OUTPUT VERILOG</u>
- <u>OUTPUT\_BINARY</u>
- OUTPUT\_ASCII

# **OVERWRITE\_CONSTRAINTS**

Use this directive to determine if all electrical constraints in the board file must be overwritten using values in the logical design or only those constraints in the logical design that have changed since the previous export.

### **Syntax**

overwrite constraints 'ON'|'OFF'

#### **Example**

overwrite constraints 'OFF'

## **Corresponding UI Option for System Connectivity Manager**

Project — Export — PCB Board — Constraint Manager Data

- ETCH\_REMOVAL
- GEN\_PSTFILES
- IGNORE FIXED

16

# **P** Directives

This chapter lists the CPM directives that start with  $\ P$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# Package\_Class

The Package\_Class directive specifies the default CLASS value of a part.

## **Syntax**

Package Class '<class name>'

## **Example**

Package\_Class 'IC'

### **Corresponding UI Option for Part Developer**

Class list on the General page in the Package Editor

# Package\_JedecType

The Package\_JedecType directive specifies the default JEDEC\_TYPE value of a part.

## **Syntax**

Package JedecType '<VALUE>'

## **Example**

Package\_JedecType ''

### **Corresponding UI Option for Part Developer**

Jedec Type list on the General page in the Package Editor

# Package\_PinDelayUnit

The Package\_PinDelayUnit directive specifies the default unit for pin delay.

## **Syntax**

Package PinDelayUnit '<pin delay unit>'

## **Example**

Package PinDelayUnit 'ns'

### **Corresponding UI Option for Part Developer**

PIN\_DELAY Units list box on Tools - Setup - Package Pins

P Directives

## PACKAGE PROP

The PACKAGE\_PROP directive is used in Allegro System Capture and Packager-XL. This directive specifies the properties that control packaging, which cause Packager-XL to keep together schematic instances with properties of equal value. Packager-XL does not package together any instances that have different values for the same property. However, if spare slots are available, instances without the package properties can be added

The PACKAGE\_PROP Directive is also used to specify the properties that need to be ignored during packaging in System Connectivity Manager.

The PACKAGE\_PROP directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

For information about preventing the packaging together of schematic instances with property values and schematic instances without property values, see the <u>"STRICT\_PACKAGE\_PROP"</u> on page 469.

### **Syntax**

```
PACKAGE_PROP property [,property] ...;
where
```

COMPONENT_WEIGHT.	property	is a property name such as GROUP, ROOM, or COMPONENT_WEIGHT.	
-------------------	----------	--	--

The default properties are GROUP and ROOM.

### Example

```
PACKAGE_PROP group, room, component_weight;
```

#### Corresponding UI Option for Allegro System Capture

P Directives

**Corresponding UI Option for Packager-XL** 

None

**Corresponding UI Option for System Connectivity Manager** 

P Directives

# Package\_RefDesPrefix

The Package\_RefDesPrefix directive specifies the default reference designator of a part.

## **Syntax**

Package\_RefDesPrefix '<reference\_designator>'

## **Example**

Package RefDesPrefix 'U'

### **Corresponding UI Option for Part Developer**

RefDes Prefix list on the General page in the Package Editor

P Directives

# PACKAGED\_FOLDER

Specify the location where you want the packaged files to be generated.

## **Syntax**

PACKAGED\_FOLDER '<path>'
where

<path>

Specify the path where you want the packaged files to be generated.

### **Example**


PACKAGED FOLDER 'C:\Designs'

## **Corresponding UI Option**

P Directives

# PackagePin\_AbsentChar

The PackagePin\_AbsentChar directive specifies the character that Part Developer uses to indicate that a pin is unmapped. The default value is -.



It is recommended that you do not modify the default value of the PackagePin\_AbsentChar directive.

### **Syntax**

PackagePin AbsentChar '<character>'

### **Example**

PackagePin AbsentChar '-'

### **Corresponding UI Option for Part Developer**

# PackagePin\_Property\_ANALOG\_Assert

The PackagePin\_Property\_ANALOG\_Assert directive determines if pins of type ANALOG are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property ANALOG Assert 'TRUE' | 'FALSE'

### **Example**

PackagePin Property ANALOG Assert 'False'

### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

## PackagePin\_Property\_ANALOG\_Connect

The PackagePin\_Property\_ANALOG\_Connect directive determines if pins of type ANALOG are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property ANALOG Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_ANALOG\_Connect 'False'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

## PackagePin\_Property\_ANALOG\_Dir

The PackagePin\_Property\_ANALOG\_Dir determines if pins of type ANALOG are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

#### **Syntax**

PackagePin Property ANALOG Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_ANALOG\_Dir 'False'

### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_ANALOG\_IO

The PackagePin\_Property\_ANALOG\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type ANALOG. The directive controls the value of the NO\_IO\_CHECK property in chips.prt.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property ANALOG IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property ANALOG IO 'Off'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_ANALOG\_Load

The PackagePin\_Property\_ANALOG\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type ANALOG.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property ANALOG Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property ANALOG Load 'Off'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_ANALOG\_UnknownLoading

The PackagePin\_Property\_ANALOG\_UnknownLoading directive specifies if load checking is to be done for pins of type ANALOG. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property ANALOG UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property ANALOG UnknownLoading 'False'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_BIDIR\_Assert

The PackagePin\_Property\_BIDIR\_Assert directive determines if pins of type BIDIR are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property BIDIR Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_BIDIR\_Assert 'True'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_BIDIR\_Connect

The PackagePin\_Property\_BIDIR\_Connect directive determines if pins of type BIDIR are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property BIDIR Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_BIDIR\_Connect 'True'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

## PackagePin\_Property\_BIDIR\_Dir

The PackagePin\_Property\_BIDIR\_Dir determines if pins of type BIDIR are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property BIDIR Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property BIDIR Dir 'True'

#### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

### PackagePin\_Property\_BIDIR\_IO

The PackagePin\_Property\_BIDIR\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type BIDIR. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property BIDIR IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin\_Property\_BIDIR\_IO 'Both'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_BIDIR\_Load

The PackagePin\_Property\_BIDIR\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type BIDIR.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property BIDIR Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property BIDIR Load 'Both'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

## PackagePin\_Property\_BIDIR\_UnknownLoading

The PackagePin\_Property\_BIDIR\_UnknownLoading directive specifies if load checking is to be done for pins of type BIDIR. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property BIDIR UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_BIDIR\_UnknownLoading 'False'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_GROUND\_Assert

The PackagePin\_Property\_GROUND\_Assert directive determines if pins of type GROUND are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property GROUND Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property GROUND Assert 'False'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_GROUND\_Connect

The PackagePin\_Property\_GROUND\_Connect directive determines if pins of type GROUND are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property GROUND Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_GROUND\_Connect 'False'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_GROUND\_Dir

The PackagePin\_Property\_GROUND\_Dir determines if pins of type GROUND are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

#### **Syntax**

PackagePin Property GROUND Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property GROUND Dir 'False'

### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

## PackagePin\_Property\_GROUND\_IO

The PackagePin\_Property\_GROUND\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type GROUND. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property GROUND IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin\_Property\_GROUND\_IO 'Off'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_GROUND\_Load

The PackagePin\_Property\_GROUND\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type GROUND.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property GROUND Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property GROUND Load 'Off'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_GROUND\_UnknownLoading

The PackagePin\_Property\_GROUND\_UnknownLoading directive specifies if load checking is to be done for pins of type GROUND. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property GROUND UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property GROUND UnknownLoading 'False'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_INPUT\_Assert

The PackagePin\_Property\_INPUT\_Assert directive determines if pins of type INPUT are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property INPUT Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property INPUT Assert 'True'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_INPUT\_Connect

The PackagePin\_Property\_INPUT\_Connect directive determines if pins of type INPUT are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property INPUT Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_INPUT\_Connect 'True'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

### PackagePin\_Property\_INPUT\_Dir

The PackagePin\_Property\_INPUT\_Dir determines if pins of type INPUT are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property INPUT Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property INPUT Dir 'True'

#### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_INPUT\_IO

The PackagePin\_Property\_INPUT\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type INPUT. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property INPUT IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property INPUT IO 'Both'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_INPUT\_Load

The PackagePin\_Property\_INPUT\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type INPUT.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property INPUT Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property INPUT Load 'Both'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

## PackagePin\_Property\_INPUT\_UnknownLoading

The PackagePin\_Property\_INPUT\_UnknownLoading directive specifies if load checking is to be done for pins of type INPUT. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property INPUT UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_INPUT\_UnknownLoading 'False'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

## PackagePin\_Property\_NC\_Assert

The PackagePin\_Property\_NC\_Assert directive determines if pins of type NC are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property NC Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_NC\_Assert 'False'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_NC\_Connect

The PackagePin\_Property\_NC\_Connect directive determines if pins of type NC are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property NC Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_NC\_Connect 'False'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

## PackagePin\_Property\_NC\_Dir

The PackagePin\_Property\_NC\_Dir determines if pins of type NC are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property NC Dir 'TRUE'|'FALSE'

#### **Example**

PackagePin\_Property\_NC\_Dir 'FALSE'

#### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

## PackagePin\_Property\_NC\_IO

The PackagePin\_Property\_NC\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type NC. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property NC IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin\_Property\_NC\_IO 'Off'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

### PackagePin\_Property\_NC\_Load

The PackagePin\_Property\_NC\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type NC.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property NC Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property NC Load 'Off'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

## PackagePin\_Property\_NC\_UnknownLoading

The PackagePin\_Property\_NC\_UnknownLoading directive specifies if load checking is to be done for pins of type NC. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property NC UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_NC\_UnknownLoading 'FALSE'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

## PackagePin\_Property\_OC\_Assert

The PackagePin\_Property\_OC\_Assert directive determines if pins of type OC are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property OC Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property OC Assert 'TRUE'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_OC\_Connect

The PackagePin\_Property\_OC\_Connect directive determines if pins of type OC are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OC Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_OC\_Connect 'TRUE'

#### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

## PackagePin\_Property\_OC\_Dir

The PackagePin\_Property\_OC\_Dir determines if pins of type OC are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property OC Dir 'TRUE'|'FALSE'

#### **Example**

PackagePin Property OC Dir 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

242

P Directives

## PackagePin\_Property\_OC\_IO

The PackagePin\_Property\_OC\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type OC. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OC IO 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin\_Property\_OC\_IO 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

## PackagePin\_Property\_OC\_Load

The PackagePin\_Property\_OC\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type OC.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OC Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property OC Load 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_OC\_UnknownLoading

The PackagePin\_Property\_OC\_UnknownLoading directive specifies if load checking is to be done for pins of type OC. The directive controls the value of the UNKNOWN\_LOADING property in chips.

#### **Syntax**

PackagePin Property OC UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_OC\_UnknownLoading 'FALSE'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

### PackagePin\_Property\_OCBIDIR\_Assert

The PackagePin\_Property\_OCBIDIR\_Assert directive determines if pins of type OCBIDIR are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

#### **Syntax**

PackagePin Property OCBIDIR Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property OCBIDIR Assert 'TRUE'

#### **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OCBIDIR\_Connect

The PackagePin\_Property\_OCBIDIR\_Connect directive determines if pins of type OCBIDIR are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OCBIDIR Connect 'TRUE' | 'FALSE'

### **Example**

PackagePin\_Property\_OCBIDIR\_Connect 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OCBIDIR\_Dir

The PackagePin\_Property\_OCBIDIR\_Dir determines if pins of type OCBIDIR are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property OCBIDIR Dir 'TRUE' | 'FALSE'

## **Example**

PackagePin Property OCBIDIR Dir 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

248

P Directives

# PackagePin\_Property\_OCBIDIR\_IO

The PackagePin\_Property\_OCBIDIR\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type OCBIDIR. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OCBIDIR IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin\_Property\_OCBIDIR\_IO 'BOTH'

### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_OCBIDIR\_Load

The PackagePin\_Property\_OCBIDIR\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type OCBIDIR.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

## **Syntax**

PackagePin Property OCBIDIR Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property OCBIDIR Load 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OCBIDIR\_UnknownLoading

The PackagePin\_Property\_OCBIDIR\_UnknownLoading directive specifies if load checking is to be done for pins of type OCBIDIR. The directive controls the value of the UNKNOWN\_LOADING property in chips.

### **Syntax**

PackagePin Property OCBIDIR UnknownLoading 'TRUE' | 'FALSE'

## **Example**

PackagePin Property\_OCBIDIR\_UnknownLoading 'FALSE'

## **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

# PackagePin\_Property\_OE\_Assert

The PackagePin\_Property\_OE\_Assert directive determines if pins of type OE are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property OE Assert 'TRUE' | 'FALSE'

## **Example**

PackagePin Property OE Assert 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

Product Version 23.1

All Rights Reserved.

# PackagePin\_Property\_OE\_Connect

The PackagePin\_Property\_OE\_Connect directive determines if pins of type OE are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OE Connect 'TRUE' | 'FALSE'

### **Example**

PackagePin\_Property\_OE\_Connect 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

Product Version 23.1

All Rights Reserved.

P Directives

# PackagePin\_Property\_OE\_Dir

The PackagePin\_Property\_OE\_Dir determines if pins of type OE are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

## **Syntax**

PackagePin Property OE Dir 'TRUE'|'FALSE'

#### **Example**

PackagePin Property OE Dir 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

# PackagePin\_Property\_OE\_IO

The PackagePin\_Property\_OE\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type OE. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OE IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin\_Property\_OE\_IO 'BOTH'

### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_OE\_Load

The PackagePin\_Property\_OE\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type OE.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

## **Syntax**

PackagePin Property OE Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property OE Load 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OE\_UnknownLoading

The PackagePin\_Property\_OE\_UnknownLoading directive specifies if load checking is to be done for pins of type OE. The directive controls the value of the UNKNOWN\_LOADING property in chips.

### **Syntax**

PackagePin Property OE UnknownLoading 'TRUE' | 'FALSE'

## **Example**

PackagePin Property OE UnknownLoading 'FALSE'

## **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OEBIDIR\_Assert

The PackagePin\_Property\_OEBIDIR\_Assert directive determines if pins of type OEBIDIR are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property OEBIDIR Assert 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property OEBIDIR Assert 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OEBIDIR\_Connect

The PackagePin\_Property\_OEBIDIR\_Connect directive determines if pins of type OEBIDIR are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OEBIDIR Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_OEBIDIR\_Connect 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OEBIDIR\_Dir

The PackagePin\_Property\_OEBIDIR\_Dir determines if pins of type OEBIDIR are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PsackagePin Property OEBIDIR Dir 'TRUE' | 'FALSE'

## **Example**

PackagePin Property OEBIDIR Dir 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

# PackagePin\_Property\_OEBIDIR\_IO

The PackagePin\_Property\_OEBIDIR\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type OEBIDIR. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OEBIDIR IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin\_Property\_OEBIDIR\_IO 'BOTH'

### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_OEBIDIR\_Load

The PackagePin\_Property\_OEBIDIR\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type OEBIDIR.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OEBIDIR Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property OEBIDIR Load 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OEBIDIR\_UnknownLoading

The PackagePin\_Property\_OEBIDIR\_UnknownLoading directive specifies if load checking is to be done for pins of type OEBIDIR. The directive controls the value of the UNKNOWN\_LOADING property in chips.

### **Syntax**

PackagePin Property OEBIDIR UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property\_OEBIDIR\_UnknownLoading 'FALSE'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OUTPUT\_Assert

The PackagePin\_Property\_OUTPUT\_Assert directive determines if pins of type OUTPUT are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property OUTPUT Assert 'TRUE' | 'FALSE'

## **Example**

PackagePin Property OUTPUT Assert 'TRUE'

## **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OUTPUT\_Connect

The PackagePin\_Property\_OUTPUT\_Connect directive determines if pins of type OUTPUT are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OUTPUT Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_OUTPUT\_Connect 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

# PackagePin\_Property\_OUTPUT\_Dir

The PackagePin\_Property\_OUTPUT\_Dir determines if pins of type OUTPUT are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

## **Syntax**

PackagePin Property OUTPUT Dir 'TRUE'|'FALSE'

#### **Example**

PackagePin Property OUTPUT Dir 'TRUE'

### **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

# PackagePin\_Property\_OUTPUT\_IO

The PackagePin\_Property\_OUTPUT\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type OUTPUT. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property OUTPUT IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin\_Property\_OUTPUT\_IO 'BOTH'

### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_OUTPUT\_Load

The PackagePin\_Property\_OUTPUT\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type OUTPUT.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property OUTPUT Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property OUTPUT Load 'BOTH'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_OUTPUT\_UnknownLoading

The PackagePin\_Property\_OUTPUT\_UnknownLoading directive specifies if load checking is to be done for pins of type OUTPUT. The directive controls the value of the UNKNOWN\_LOADING property in chips.

## **Syntax**

PackagePin Property OUTPUT UnknownLoading 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property OUTPUT UnknownLoading 'FALSE'

#### **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_POWER\_Assert

The PackagePin\_Property\_POWER\_Assert directive determines if pins of type POWER are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property POWER Assert 'TRUE' | 'FALSE'

## **Example**

PackagePin Property POWER Assert 'FALSE'

## **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_POWER\_Connect

The PackagePin\_Property\_POWER\_Connect directive determines if pins of type POWER are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property POWER Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property POWER Connect 'FALSE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

# PackagePin\_Property\_POWER\_Dir

The PackagePin\_Property\_POWER\_Dir determines if pins of type POWER are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

### **Syntax**

PackagePin Property POWER Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin Property POWER Dir 'FALSE'

## **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

P Directives

# PackagePin\_Property\_POWER\_IO

The PackagePin\_Property\_POWER\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type POWER. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property POWER IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin Property POWER IO 'Off'

## **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_POWER\_Load

The PackagePin\_Property\_POWER\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type POWER.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property POWER Load 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin Property POWER Load 'Off'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_POWER\_UnknownLoading

The PackagePin\_Property\_POWER\_UnknownLoading directive specifies if load checking is to be done for pins of type POWER. The directive controls the value of the UNKNOWN\_LOADING property in chips.

### **Syntax**

PackagePin Property POWER UnknownLoading 'TRUE' | 'FALSE'

## **Example**

PackagePin Property POWER UnknownLoading 'FALSE'

## **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_UNSPEC\_Assert

The PackagePin\_Property\_UNSPEC\_Assert directive determines if pins of type UNSPEC are to have an assertion check. The directive controls the value of the NO\_ASSERT\_CHECK property in chips.

### **Syntax**

PackagePin Property UNSPEC Assert 'TRUE' | 'FALSE'

## **Example**

PackagePin Property UNSPEC Assert 'FALSE'

## **Corresponding UI Option for Part Developer**

Check Assert column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_UNSPEC\_Connect

The PackagePin\_Property\_UNSPEC\_Connect directive determines if pins of type UNSPEC are to have an output check. The directive controls the value of the ALLOW\_CONNECT property in chips.

For more information, see the *Check Output* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property UNSPEC Connect 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_UNSPEC\_Connect 'FALSE'

### **Corresponding UI Option for Part Developer**

Check Output column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

# PackagePin\_Property\_UNSPEC\_Dir

The PackagePin\_Property\_UNSPEC\_Dir determines if pins of type UNSPEC are to have a direction check. The directive controls the value of the NO\_DIR\_CHECK property in chips.

#### **Syntax**

PackagePin Property UNSPEC Dir 'TRUE' | 'FALSE'

#### **Example**

PackagePin\_Property\_UNSPEC\_Dir 'FALSE'

## **Corresponding UI Option for Part Developer**

Check Dir column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_UNSPEC\_IO

The PackagePin\_Property\_UNSPEC\_IO directive specifies how the inputio\_check Rules Checker rule is to be run for pins of type UNSPEC. The directive controls the value of the NO\_IO\_CHECK property in chips.

For more information, see the *Check IO* section in the Configuring Part Developer chapter of Part Developer User Guide.

### **Syntax**

PackagePin Property UNSPEC IO 'Both'|'High'|'Low'|'Off'

### **Example**

PackagePin\_Property\_UNSPEC\_IO 'Off'

### **Corresponding UI Option for Part Developer**

Check IO column in the Package Pin Properties grid on Tools - Setup - Package Pins

# PackagePin\_Property\_UNSPEC\_Load

The PackagePin\_Property\_UNSPEC\_Load directive specifies how the loading\_check Rules Checker rule is to be run for pins of type UNSPEC.

For more information, see the *Check Load* section in the Configuring Part Developer chapter of Part Developer User Guide.

#### **Syntax**

PackagePin Property UNSPEC Load 'Both'|'High'|'Low'|'Off'

#### **Example**

PackagePin Property UNSPEC Load 'Off'

#### **Corresponding UI Option for Part Developer**

Check Load column in the Package Pin Properties grid on Tools – Setup – Package Pins

# PackagePin\_Property\_UNSPEC\_UnknownLoading

The PackagePin\_Property\_UNSPEC\_UnknownLoading directive specifies if load checking is to be done for pins of type UNSPEC. The directive controls the value of the UNKNOWN\_LOADING property in chips.

### **Syntax**

PackagePin Property UNSPEC UnknownLoading 'TRUE' | 'FALSE'

## **Example**

PackagePin Property UNSPEC UnknownLoading 'FALSE'

## **Corresponding UI Option for Part Developer**

Unknown Loading column in the Package Pin Properties grid on Tools – Setup – Package Pins

P Directives

# PAGE\_BORDER

Use this directive to specify the lib:cell:view of the symbol to be used as page border during the document schematic generation process.

## **Syntax**

page border <library.cell:view>

### **Example**

page border 'standard.b size page:sym 1'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Page Border.

P Directives

# PAGE\_DEFAULT\_SIZE

Using this directive, you can set the default page size for the schematic.

# **Syntax**

PAGE DEFAULT SIZE 'A'|'B'|'C'|'D'|'E'

Following table describes the dimensions of the available pages:

A Height: 7.2 inches

Width: 9.7 inches

B Height: 9.2 inches

Width: 15.2 inches

C Height: 15.2 inches

Width: 20.2 inches

D Height: 32.2 inches

Width: 20.2 inches

E Height: 42.2 inches

Width: 32.7 inches

# **Example**

PAGE DEFAULT SIZE 'A'

P Directives

# PAGE\_DOUBLE\_WIDTH

Use this directive to specify the width to be used for thicker wires while generating the PDF output file.

# **Syntax**

PAGE DOUBLE WIDTH '<numerical value>'

#### **Example**

PAGE DOUBLE WIDTH '3'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Line Width — Double

#### See Also

PAGE SINGLE WIDTH

P Directives

# **PAGE\_HEIGHT**

If you choose a custom page size to publish your PDF files, you can specify the height of the page using this directive.

# **Syntax**

```
PAGE HEIGHT '<numerical value>'
```

## **Example**

PAGE HEIGHT '10.20'

# **Corresponding UI Option for Design Entry HDL**

File —Publish PDF — Setup — PDF — PageSetup — Paper Size — Height

#### See Also

PAGE WIDTH

P Directives

# PAGE\_MARGIN\_BOTTOM

Controls the bottom margin of the PDF page in the specified unit (inch or millimeter).

#### **Syntax**

PAGE MARGIN BOTTOM '<numerical value>'

## **Example**

PAGE\_MARGIN\_ BOTTOM '1'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Margins — Bottom

#### See Also

PAGE\_MARGIN\_TOP

PAGE\_MARGIN\_LEFT

PAGE MARGIN RIGHT

P Directives

# PAGE\_MARGIN\_LEFT

Controls the left margin of the PDF page in the specified unit (inch or millimeter).

#### **Syntax**

PAGE MARGIN LEFT '<numerical value>'

## **Example**

PAGE\_MARGIN\_LEFT '1.2'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Margins — Left

#### See Also

PAGE\_MARGIN\_RIGHT

PAGE MARGIN TOP

PAGE\_MARGIN\_BOTTOM

# PAGE\_MARGIN\_RIGHT

Controls the right margin of the PDF page in the specified unit (inch or millimeter).

#### **Syntax**

PAGE\_MARGIN\_RIGHT '< numerical value>'

# **Example**

PAGE\_MARGIN\_ RIGHT '1.2'

## **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Margins — Right

#### See Also

PAGE MARGIN LEFT

PAGE MARGIN TOP

PAGE\_MARGIN\_BOTTOM

P Directives

# PAGE\_MARGIN\_TOP

Controls the top margin of the PDF page in the specified unit (inch or millimeter).

#### **Syntax**

```
PAGE MARGIN TOP '<numerical value>'
```

## **Example**

PAGE\_MARGIN\_ TOP '1'

# **Corresponding UI Option for Design Entry HDL**

#### See Also

PAGE\_MARGIN\_BOTTOM

PAGE MARGIN LEFT

PAGE\_MARGIN\_TOP

# PAGE\_NAME\_CASE

Specifies whether the case of the PAGE\_NAME\_PROP property value will be preserved, upper cased, or lower cased while showing in the hierarchy viewer. By default, the case is preserved.

#### **Syntax**

PAGE NAME CASE 'UPCASE' | 'LOWCASE'

#### **Example**

PAGE NAME PROP 'UPCASE'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Design Navigation page — For page name property value — Preserve Case\All Lower Case\All Upper Case

# PAGE\_NAME\_PROP

Sets the property name to be picked from the page border to obtain the page name. This directive sets the property on the page border for page name. By default, the property name is TITLE. This property name is configured in the site.cpm file.

#### **Syntax**

PAGE NAME PROP 'roperty name>'

#### **Example**

PAGE NAME PROP 'TITLE'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Design Navigation page — Property on page border for page name

P Directives

# **PAGE\_ORIENTATION**

Defines whether the PDF page will be printed with portrait or landscape orientation,

#### **Syntax**

PAGE\_ORIENTATION 'Portrait|Landscape'

# **Example**

PAGE\_ORIENTATION 'Landscape'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Orientation

P Directives

# PAGE\_SCALE

Use this directive to define the page scaling (shrink or enlarge pages when you print.) You can automatically scale to fit the paper or you can specify the scaling factor, in percentage, by which the page is to be scaled (reduced or enlarged).

## **Syntax**

PAGE SCALE 'percentage value | fit to page'

#### **Example**

PAGE SCALE 'fit to page'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Scaling

# PAGE\_SINGLE\_WIDTH

Use this directive to specify the line width of thin wires in the PDF output file.

# **Syntax**

PAGE SINGLE WIDTH '<numerical value>'

## **Example**

PAGE\_SINGLE\_WIDTH '1'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Line Width — Single

#### See Also

PAGE\_DOUBLE\_WIDTH

P Directives

# **PAGE\_UNIT**

Defines the unit in which the PDF page size and margins are controlled.

# **Syntax**

PAGE UNIT 'Inch|Millimeter'

# **Example**

PAGE\_ UNIT 'Inch'

# **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — PDF — PageSetup — Unit

P Directives

# **PAGE\_WIDTH**

If you choose a custom page size to publish your PDF files, you can specify the width of the page using this directive.

# **Syntax**

PAGE WIDTH '<numerical value>'

## **Example**

PAGE WIDTH '12'

# **Corresponding UI Option for Design Entry HDL**

File —Publish PDF — Setup — PDF — PageSetup — Paper Size — Width

#### See Also

PAGE HEIGHT

# PAPER\_ORIENTATION

Sets the orientation of the plot output. You can set it to 1 for Portrait or 2 for Landscape.

# **Syntax**

```
paper_orientation '1'|'2'
where

1 Portrait
2 Landscape
```

# Example

PAPER ORIENTATION '1'

# **Corresponding UI Option for Allegro Design Entry HDL**

Plotter Setup dialog box

P Directives

# PAPER\_SIZE

Helps you plot in one paper size only and retain this setting over multiple Design Entry HDL sessions.

## **Syntax**

PAPER\_SIZE '<index>'
where

index

This 0-based index is the number of the paper size selected in the combo box in the Plot Setup dialog box.

# Important

It is recommended that you set the paper size in the Plot Setup dialog box. If you need to change it manually, ensure that you enter the correct index to map to the correct paper size in the list displayed in the combo box. All plotters may not support all the available sizes

**Note:** For more information on the paper sizes, refer to the *Paper Sizes Supported by Design Entry HDL* topic in the *Plotting Your Design* section of *Allegro Design Entry HDL User Guide*.

#### **Example**

PAPER SIZE '9'

# **Corresponding UI Option for Allegro Design Entry HDL**

Print Setup dialog box — Paper — Size

P Directives

# PAPER\_SOURCE

Helps you use one paper source throughout the site or for all your designs.

#### **Syntax**

```
PAPER_SOURCe '<index>'
where
```

index

This 0-based index is the number of the paper source selected in the combo box in the Plot Setup dialog box.

**Note:** All plotters may not support all the available paper sources.

# **Example**

PAPER SOURCE '4'

# **Corresponding UI Option for Allegro Design Entry HDL**

Print Setup dialog box — Paper — Source

P Directives

# PART\_TYPE\_LENGTH

The PART\_TYPE\_LENGTH directive is used in Allegro System Capture and Packager-XL. This directive limits the length of the synthesized part names that are generated by Packager-XL when you use physical part tables or component definition properties.

Packager-XL shortens only physical part names synthesized by concatenating property values. The following part names are not shortened:

- Part names from the chips file.
- Part names in the PPT specified using exact part names (~name).
- Part names in the PPT synthesized by concatenating a string to the table name.
- Part names in the schematic specified using the COMP\_NAME and COMP\_NAME\_SUFFIX properties.

However, if the part name length synthesized in any of the above mentioned ways, exceeds this maximum length, an error message is generated.

The PART\_TYPE\_LENGTH directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

# **Syntax**

```
PART TYPE LENGTH number;
```

#### where

number	is the maximum part type length. The number must be between 1	
	and 255.	

Note: The default value for the PART TYPE LENGTH is 31.

#### **Example**

PART TYPE LENGTH 25;

P Directives

# **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - ECO/Packager - Physical Part Name Max Length

**Corresponding UI Option for Design Entry HDL** 

None

# PASS PROPERTY

The PASS\_PROPERTY directive specifies properties that are passed to the *pst* output files. You can pass any number of properties to the *pst* output files, and you can enter the PASS\_PROPERTY directive as many times as needed in the project file.

If you specify any property with the PASS\_PROPERTY directive, all other properties will automatically be filtered.

To omit specific properties, use the FILTER\_PROPERTY directive.

If you specify a property with both, the PASS\_PROPERTY, and the FILTER\_PROPERTY directives, the property is passed.

## **Syntax**

PASS PROPERTY off on property [, property]...;

off	Prevents any properties from passing to the <i>pst</i> output files.
on	Packager-XL passes all properties to the <i>pst</i> output files.
property	Specifies the property name.

Note: The default value for the PASS\_PROPERTY is on.

#### **Examples**

PASS PROPERTY on;

P Directives

# PASTE\_REPEATEDLY

Keeps the copied object attached to the cursor for repeated pasting after it is pasted on the canvas. By default, the directive is set to ON.

# **Syntax**

PASTE REPEATEDLY 'ON' | 'OFF'

# **Examples**

PASTE\_REPEATEDLY 'ON'
PASTE REPEATEDLY 'OFF'

# PATHPROP\_INVISIBLE

When you instantiate a component, the value of its PATH property is visible by default. Use this directive to hide the PATH property of components when they are instantiated. The visibility of the existing components is not affected by setting this directive.

#### **Syntax**

PATHPROP INVISIBLE 'ON' | 'OFF'

#### **Example**

PATHPROP INVISIBLE 'OFF'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Set PATH Property Invisible

P Directives

# **PDFA**

This directive is set if you choose to generate a PDF/A compliant PDF.



# **Syntax**

PDFA '0|1'

# **Example**

PDFA '0'

# **Corresponding UI Option for Design Entry HDL**

File —Publish PDF — Setup — PDF — Advanced — PDF/A Standard — Generate PDF/A Compliant PDF

P Directives

# **PDFFont**

Set this directive to fix text alignment issues when you print a schematic to PDF. When set, the height and width of a text object is stretched to align the object properly as it appears in the actual design. The range of values you can assign to this directive is between 0 to 4. Republishing a design after setting this directive fixes the text alignment issues.



The recommended value for this directive is 0.87.

# **Syntax**

PDFFont '<numerical value>'

#### Example

PDFFont '0.87'

# **Corresponding UI Option for Design Entry HDL**

None

# PHYSICAL\_FOLDER

Using this directive, you can specify the location where you want the physical layout files to be generated.

# **Syntax**

```
PHYSICAL_FOLDER '<directory>'
where
```

<directory>

Specify the path where you want the physical layout files to be generated.

#### **Example**

PHYSICAL FOLDER 'C:\Designs'

# **Corresponding UI Option**

None

# PHYSICAL PATH

The PHYSICAL\_PATH directive lets you set the path of the input board (.brd) file for Export Physical. This directive is defined in the GLOBAL section of the project (.cpm) file.

If you have defined the PHYSICAL\_PATH directive, then the following occurs:

■ The Export Physical dialog box uses the path specified by the PHYSICAL\_PATH directive to read the input board file.

If you click the *Browse* button for selecting the input board file in the Export Physical dialog box, the resulting dialog box will display the board files in the path specified by the PHYSICAL\_PATH directive. The value of the PHYSICAL\_PATH directive in the .cpm file is also updated to the new path that you select.

If the PHYSICAL\_PATH directive is not specified, then the physical directory under the root design is used to read or store the board files.

To set the PHYSICAL\_PATH directive, perform the following steps:

- **1.** Choose the *Tools* tabbed page in Project Setup.
- 2. The default entry in the *Physical* field is null, which means the physical directory in the root design. You can browse and choose a directory from where the input board file has to be opened.

**Note:** Cadence recommends that the path that you specify in the PHYSICAL\_PATH directive be the same as that specified in the VIEW\_PCB directive.

P Directives

# PINALIAS\_<PIN\_TYPE>

Set this directive to map the copied pin type to the System Capture supported pin types when pasting pin data copied from a CSV file to *Table* view.

# **Syntax**

PINALIAS\_<PIN\_TYPE> '<copied\_pin\_type>' where

PIN\_TYPE

Pin types supported by System Capture:

- INPUT
- TS
- TSBIDIR
- OCBIDIR
- OEBIDIR
- OUTPUT
- OC
- OE
- BIDIR
- ANALOG
- GROUND
- POWER
- NC

copied\_pin\_type External pin type (copied from CSV) which will be mapped to the System Capture pin types. Copied pin types are not casesensitive.

P Directives

Following table describes the mapping between the external pin types and System Capture pin types:

If Specified	External pin type will be mapped to
PinShape_INPUT	Input
PinShape_TS	Ts
PinShape_TSBIDIR	Ts_inout
PinShape_OCBIDIR	Oc_inout
PinShape_OEBIDIR	Oe_inout
PinShape_OUTPUT	Output
PinShape_OC	Oc
PinShape_OE	Oe
PinShape_BIDIR	Inout
PinShape_ANALOG	Analog
PinShape_GROUND	Ground
PinShape_POWER	Power
PinShape_NC	Nc

# Example

PINALIAS\_BIDIR 'Input-Output'

If the above value is specified, all the pins copied from the CSV file, which have pin type as Input-Output will be mapped to *Inout* pins in System Capture, when pasted in the *Table* view.

# PIN\_ASSIGNMENT\_DIALOG\_SHOW\_COLORED\_NET\_MI SMATCH

This directive applies to system-level designs created in Allegro System capture. You can quickly identify the nets that are perfect matches or partial matches in the *Port/Pin Assignment* dialog box by setting this directive to True. The PIN\_ASSIGNMENT\_DIALOG\_MINIMUM\_CHARACTER\_MATCH\_COUNT directive controls how many characters are compared.

#### **Syntax**

PIN\_ASSIGNMENT\_DIALOG\_SHOW\_COLORED\_NET\_MISMATCH 'YES' | 'NO'

#### **Example**

PIN\_ASSIGNMENT\_DIALOG\_SHOW\_COLORED\_NET\_MISMATCH 'YES'

# **Corresponding UI Option for Allegro System Capture**

None

#### **Related Commands**

PIN ASSIGNMENT DIALOG MINIMUM CHARACTER MATCH COUNT

# PIN\_ASSIGNMENT\_DIALOG\_SHOW\_BLOCK\_NET\_NAM E

Controls the display of block net names in the Port/Pin Assignment dialog box.

#### **Syntax**

PIN\_ASSIGNMENT\_DIALOG\_SHOW\_BLOCK\_NET\_NAME 'YES'|'NO' where,

YES Block net names are displayed in the Port/Pin Assignment

dialog box.

NO Block net names are not displayed in the *Port/Pin Assignment* 

dialog box.

This is the default value

# **Example**

PIN\_ASSIGNMENT\_DIALOG\_SHOW\_BLOCK\_NET\_NAME 'NO'

# PIN\_ASSIGNMENT\_DIALOG\_SHOW\_PIN\_NUMBER

Controls the display of pin numbers in the *Port/Pin Assignment* dialog box.

# **Syntax**

PIN ASSIGNMENT DIALOG SHOW PIN NUMBER 'YES'|'NO'

where

YES Pin numbers are displayed in the Port/Pin Assignment dialog

box.

This is the default value.

NO Pin numbers are not displayed in the Port/Pin Assignment

dialog box.

# **Example**

PIN ASSIGNMENT DIALOG SHOW PIN NUMBER 'YES'

# PIN\_ASSIGNMENT\_DIALOG\_SHOW\_PIN\_NUMBER

Controls the display of pin numbers in the *Port/Pin Assignment* dialog box.

# **Syntax**

PIN ASSIGNMENT DIALOG SHOW PIN NUMBER 'YES'|'NO'

where

YES Pin numbers are displayed in the Port/Pin Assignment dialog

box.

This is the default value.

NO Pin numbers are not displayed in the Port/Pin Assignment

dialog box.

# **Example**

PIN ASSIGNMENT DIALOG SHOW PIN NUMBER 'YES'

# PIN\_ASSIGNMENT\_DIALOG\_MINIMUM\_CHARACTER\_M ATCH\_COUNT

This directive applies to system-level designs created in Allegro System Capture. You can quickly identify the nets that are perfect matches or partial matches in the *Port/Pin Assignment* dialog box by setting the

PIN\_ASSIGNMENT\_DIALOG\_SHOW\_COLORED\_NET\_MISMATCH directive to True. This directive controls how many characters are compared.

Here is how the colors are assigned:

- If all characters match, the net is highlighted in green
- If 'N or more' continuous characters match but not all, the net is highlighted in yellow.
- If less than 'N' characters match, the net is highlighted in red.

#### **Syntax**

PIN\_ASSIGNMENT\_DIALOG\_MINIMUM\_CHARACTER\_MATCH\_COUNT < number>

#### **Example**

PIN\_ASSIGNMENT\_DIALOG\_MINIMUM\_CHARACTER\_MATCH\_COUNT 3

#### Corresponding UI Option for Allegro System Capture

None

#### **Related Commands**

PIN ASSIGNMENT DIALOG SHOW COLORED NET MISMATCH

P Directives

# PINNUMBER\_ROTATION

Automatically rotates pin numbers that are attached to vertical pins.

#### **Syntax**

PINNUMBER ROTATION 'ON' | 'OFF'

# **Example**

PINNUMBER\_ROTATION 'OFF'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Properties — Rotate Vertical Pin Numbers During Backannotation

P Directives

# PINNUMBER\_SIZE

Adjusts the size of the pin number displayed on the schematic to be larger or smaller. The unit is in inches. The pin number size is not related to Text Size you specify in this dialog box.

# **Syntax**

**Note:** All plotters may not support all the available paper sources.

# **Example**

PINNUMBER SIZE '0.805'

## Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Text page — Properties — Pin Number Size

P Directives

# PINPROP\_VISIBILITY

Controls the visibility of symbol pin properties when the symbol/component is instantiated on the schematic.

# **Syntax**

PINPROP\_VISIBILITY 'OFF'|'ON'

where

ON Defined by the component makes pin properties visible or not

depending on how property visibility is defined on the symbol.

OFF Does not display the symbol pin properties

# **Example**

PINPROP VISIBILITY 'ON'

# **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Pin Property Visibility

# Allegro Front-End CPM Directive Reference Guide P Directives

### **PinType**

The PinType directive specifies the default input and output load and pin location associated with each pin type supported in the Cadence Allegro flow.

For a list of pin types supported in the Cadence Allegro flow, see the *Pin Types* appendix in *Part Developer User Guide*.

#### **Syntax**

```
PinType_<pin_type>
    '<input_load_low>,<input_load_high>,<output_load_low>,<output_load_high>,<sy
    mbol_pin_location>'
```

**Note:** You can specify x in the place of a property to indicate that the property is not associated.

#### **Example**

```
PinType INPUT '-0.01,0.01,x,x,Left'
```

#### **Corresponding UI Option for Part Developer**

PinType, Input Load, and Output Load columns in the Package Pin Properties grid on Tools – Setup – Package Pins

Pin Type and Location columns in the Pin Location grid on Tools – Setup – Symbol Pins – Properties

# Allegro Front-End CPM Directive Reference Guide P Directives

# PLACEMENT\_WITHIN\_GROUP\_USING\_ORDER\_IN\_DESIGN

Use this directive to specify that in the generated document schematic, components in the same schematic group (specified using SCHEMATIC\_GROUP property) are placed in the order in which they are added to the design.

#### **Syntax**

placement\_within\_group\_using\_order\_in\_design <0 or 1>

#### **Example**

placement within group using order in design '1'

#### **Corresponding UI Option for System Connectivity Manager**

None

P Directives

### PLOT\_COLOR

Directs Design Entry HDL to plot the drawing in color if you are using a color plotter, and in gray scales if you are using a black and white printer.

#### **Syntax**

PLOT COLOR 'OFF' | 'ON'

#### **Example**

PLOT COLOR 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Plot Method — Color

P Directives

### PLOT\_DOUBLE\_WIDTH

Specifies the width of thick wires and buses.

#### **Syntax**

PLOT DOUBLE WIDTH '<value>'

#### **Example**

PLOT DOUBLE WIDTH '10'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Scaling — Double Line Width

- PLOT COLOR
- PLOT\_FIT\_TO\_PAGE
- PLOT\_FONT
- PLOT SCALE
- PLOT SCREEN
- PLOT\_SINGLE\_WIDTH
- PLOT THIN WIDTH
- PLOT THICK WIDTH

P Directives

### PLOT\_FILE\_NAME

This directive is used in conjunction with the PLOT\_TO\_FILE directive to change the default file name for the plot output. You can also specify the full path of the file if you wish to direct output to a directory other than the project directory. By default the file name is output.ps and it is created in the project directory.

**Note:** This directive is for the plot console command. It is not read or written by plot Setup of Design Entry HDL.

#### **Syntax**

PLOT FILE NAME '<file name>'

#### **Example**

PLOT FILE NAME 'output.ps'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

See Also

PLOT TO FILE

P Directives

### PLOT\_FIT\_TO\_PAGE

Directs Design Entry HDL to adjust the plot according to page size.

#### **Syntax**

PLOT FIT TO PAGE 'OFF' | 'ON'

#### **Example**

PLOT\_FIT\_TO\_PAGE 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Scaling — Fit To Page

- PLOT COLOR
- PLOT FONT
- PLOT\_SCALE
- PLOT SCREEN
- PLOT SINGLE WIDTH
- PLOT\_THIN\_WIDTH
- PLOT THICK WIDTH

P Directives

### **PLOT\_FONT**

Specifies the font to be used when the schematic is plotted. You can specify Arial, Helvetica, Verdana, Trebuchet MS, or Default.

#### **Syntax**

PLOT FONT '<value>'

#### **Example**

PLOT FONT 'COURIER'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Plot Font

- PLOT\_COLOR
- PLOT\_SCALE
- PLOT SCREEN
- PLOT\_SINGLE\_WIDTH
- PLOT THIN WIDTH
- PLOT THICK WIDTH

P Directives

### **PLOT\_SCALE**

Specifies the percentage by which to increase or decrease the plot size.

#### **Syntax**

PLOT SCALE '<value in percentage>'

#### **Example**

PLOT\_SCALE '100'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Scaling — Adjust To

- PLOT COLOR
- PLOT\_FONT
- PLOT\_SCREEN
- PLOT SINGLE WIDTH
- PLOT THIN WIDTH
- PLOT\_THICK\_WIDTH

P Directives

### **PLOT\_SCREEN**

Directs Design Entry HDL to plot the portion of the schematic that is displayed on the screen.

#### **Syntax**

PLOT SCREEN 'OFF' | 'ON'

#### **Example**

PLOT SCREEN 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Plot Method — Screen

- PLOT COLOR
- PLOT\_SCALE
- PLOT\_FONT
- PLOT SINGLE WIDTH
- PLOT DOUBLE WIDTH
- PLOT\_THIN\_WIDTH
- PLOT THICK WIDTH

P Directives

### PLOT\_SINGLE\_WIDTH

Specifies the width of thin wires and buses. You can also control the text width by this field. On some plotters, if the plot output is very thin and does not show the text clearly, this width can be increased making the whole design, along with the text, thicker.

#### **Syntax**

PLOT SINGLE WIDTH '<value>'

#### **Example**

PLOT SINGLE WIDTH '1'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Plotting page — Scaling — Single Line Width

- PLOT COLOR
- PLOT FIT TO PAGE
- PLOT FONT
- PLOT\_SCALE
- PLOT SCREEN
- PLOT DOUBLE WIDTH
- PLOT\_THIN\_WIDTH
- PLOT THICK WIDTH

P Directives

### PLOT\_THICK\_WIDTH

Sets the width of thick lines in plots.

#### **Syntax**

PLOT\_THICK\_WIDTH '<value>'

#### **Example**

PLOT\_THICK\_WIDTH '10'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

PLOT\_THIN\_WIDTH

P Directives

### PLOT\_THIN\_WIDTH

Sets the width of thin lines in plots.

#### **Syntax**

PLOT\_THIN\_WIDTH '<value>'

#### **Example**

PLOT\_THIN\_WIDTH '5'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

PLOT\_THICK\_WIDTH

### PLOT\_TO\_FILE

This directive tells the plot command to direct its plot output to a file. The default file name is output.ps.

**Note:** This directive is for the plot console command. It is not read or written by plot Setup of Design Entry HDL.

#### **Syntax**

PLOT\_TO\_FILE 'ON'|'OFF'

#### **Example**

PLOT TO FILE 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

#### PLOT\_FILE\_NAME

Stacks properties downwards.



#### See Also

■ PROP PLACEMENT DEFAULT

P Directives

- PROP JUSTIFICATION
- PROP\_STACKING

### POWER\_SYMBOLS

The POWER\_SYMBOLS directive is used in Allegro System Capture and Schgen. This directive is used to add Power and Ground symbols to the *Special Symbols* bucket.

#### **Syntax**

POWER_SYMBOLS	<pre>'<power:library:cell:view>'</power:library:cell:view></pre>
where	
power	is power and the voltage of the symbol. For example, if you want to add the a power symbol of +5V, enter: power!+5V.
library	is the library name in which you want the symbol to be added.
cell	is the cell name of the library in which you want the symbol to be added. This name appears in the <i>Special Symbols</i> bucket.
view	is the view name in which you want the symbol to be added.

#### **Example**

POWER SYMBOLS 'GND!OV:standard:GND:sym 1' 'VCC!+5V:standard:vcc:sym 1'

This adds two symbols to the *Special Symbols* bucket as shown in the following image:



#### **Corresponding UI Option for Allegro System Capture**

None

P Directives

Corresponding	UI Option 1	for System (	Connectivity	<sup>,</sup> Manager
---------------	-------------	--------------	--------------	----------------------

None

P Directives

### POWERPROP\_VIS

Controls visibility when assigning power pins

#### **Syntax**

POWERPROP\_VIS 'INVISIBLE'|'NAME'|'VALUE'|'BOTH'

#### **Example**

POWERPROP\_VIS 'VALUE'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Power Property Visibility

#### See Also

PROP VISIBILITY

P Directives

### Ppl\_Only

Defines whether Part Information Manager should allow components only from preferred parts lists in the design. This directive is always used in conjunction with the project\_ppl directive.

If set to TRUE, Part Information Manager does not allow the addition of non-PPL parts to a design. If you try and add a part from lists other than the preferred parts lists, Part Information Manager displays an error. This is called the PPL Plus mode.

If set to FALSE, both PPL compliant parts, and other parts can be used in the design. This is called the PPL Only mode.

#### **Syntax**

```
ppl only 'TRUE' | 'FALSE'
```

#### **Example**

ppl only 'FALSE'

#### **Corresponding UI Option**

Allegro EDM Project Wizard — Get Project Information — Select parts from PPLs only

#### See Also

Project\_Ppl

P Directives

#### **PPT**

The PPT directive lets you list paths to the files and directories that contain physical part tables (PPTs). If the path you specify is a directory, then Packager-XL loads all ptf files in that directory.

You can specify exceptions to this option with either the EXCLUDE\_PPT or INCLUDE\_PPT directives. Packager-XL first loads all files specified with the PPT directive and then loads the cell-level PPTs. For more information on cell-level PPTs, see <u>USE\_LIBRARY\_PPT</u>.

You can enter the PPT directive as many times as needed in the project file.

All ptf files located at the cell level must have a .ptf extension.

- You must specify the PPT directive in the Part Table section of the Project Setup dialog.
- You can use the PPT directive only for file names.

#### **Syntax**

PPT name[pathname, pathname]...;

	The name of a ptf file or directory. If the path name is a directory, Packager-XL loads all files in the directory that have <code>.ptf</code> as the file extension.
--	---

The default value for the PPT directive is none.

#### **Example**

The ptf file will have a .ptf extension.

■ PPT project.ptf, /usr/library/ptfdir;

P Directives

### PPT\_BROWSER

Automatically opens the Physical Part Filter dialog box when you open Part Information Manager to add or replace a component.

#### **Syntax**

PPT BROWSER 'ON' | 'OFF'

#### **Example**

PPT BROWSER 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Show PPT Browser

P Directives

### PPT\_OPTIONSET\_PATH

Specify the path and the PPT Option Set file that you want Design Entry HDL and System Capture to use by default. This file stores the default display settings for physical properties in the schematic and in the Physical Part Filter dialog box.

#### **Syntax**

```
PPT_OPTIONSET_PATH '<PPT_Option_Set_file_path and file name>'
    where
```

PPT\_Option\_Set\_file\_path is the path to the directory with the PPT Option and file name Set file (.dat) and the.dat file name.

#### **Example**

PPT\_OPTIONSET\_PATH 'D:\project\ppt\_optionset.dat'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Paths page — Input Paths — PPT Option Set

#### **Corresponding UI Option for Allegro System Capture**

None

- CATPATH
- INPUT SCRIPT

P Directives

### PRESELECT\_FLAG

Activates the pre-select mode for Design Entry HDL menus. If this directive is not set, you cannot set the <u>WINDOWSMODE\_FLAG</u> directive to switch to Window mode.

#### **Syntax**

PRESELECT FLAG 'ON' | 'OFF'

#### **Example**

PRESELECT FLAG 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Enable Pre-Select Mode

- WINDOWSMODE\_FLAG
- PRESELECT\_FLAG ALLOW\_USER\_CPM

# Allegro Front-End CPM Directive Reference Guide P Directives

### PRESELECT\_FLAG ALLOW\_USER\_CPM

Allows the PRESELECT\_FLAG directive to be defined in the user.cpm file.

#### **Syntax**

PRESELECT FLAG ALLOW USER CPM 'ON' | 'OFF'

#### **Example**

PRESELECT\_FLAG ALLOW\_USER\_CPM 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

PRESELECT\_FLAG

WINDOWSMODE FLAG ALLOW USER CPM

P Directives

### PRESERVE\_BYPASS

Use this directive to specify if the bypass capacitors should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve bypass 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve bypass 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE CONN
- PRESERVE PINPAIR
- PRESERVE\_PWRGRP
- PRESERVE REFDES
- PRESERVE TERMINATION
- PRESERVE USERPROP
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_CONN

Use this directive to specify if connectivity should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve conn 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve conn 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace — Preserve Options — Preserve Connectivity

- PRESERVE\_CONN
- PRESERVE\_PINPAIR
- PRESERVE PWRGRP
- PRESERVE REFDES
- PRESERVE\_TERMINATION
- PRESERVE USERPROP
- SHOW\_ANALYZE\_DIALOG

P Directives

### PRESERVE\_DAT

System Capture generates the netlisting files inside a compressed file that can be easily shared with designers working on a same layout.

Set this directive to ON if you want to generate these files in the extracted form.

#### **Syntax**

PRESERVE DAT 'ON' | 'OFF'

The default value is ON.

#### **Example**

# Allegro Front-End CPM Directive Reference Guide P Directives

### PRESERVE\_DAT 'ON' PRESERVE\_PIN\_TEXT\_ROTATION

Rotating symbols on the schematic canvas does not affect the position of their \$PN properties when this directive is ON.

#### **Syntax**

PRESERVE PIN TEXT ROTATION 'ON' | 'OFF'

#### **Example**

PRESERVE PIN TEXT ROTATION 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

P Directives

### PRESERVE\_PINPAIR

Use this directive to specify if pin-pairs should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve pinpair 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve pinpair 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE BYPASS
- PRESERVE CONN
- PRESERVE\_PWRGRP
- PRESERVE REFDES
- PRESERVE TERMINATION
- PRESERVE USERPROP
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_PWRGRP

Use this directive to specify if power groups should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve pwrgrp 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve pwrgrp 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE BYPASS
- PRESERVE CONN
- PRESERVE\_PINPAIR
- PRESERVE REFDES
- PRESERVE TERMINATION
- PRESERVE USERPROP
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_REFDES

Use this directive to specify if reference designators should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve refdes 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve refdes 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE BYPASS
- PRESERVE\_CONN
- PRESERVE PINPAIR
- PRESERVE PWRGRP
- PRESERVE\_TERMINATION
- PRESERVE USERPROP
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_TERMINATION

Use this directive to specify if terminations should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve termination 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve termination 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE BYPASS
- PRESERVE CONN
- PRESERVE\_PINPAIR
- PRESERVE PWRGRP
- PRESERVE\_REFDES
- PRESERVE USERPROP
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_USERPROP

Use this directive to specify if user-properties should be preserved on the new component after a Component Replace operation.

#### **Syntax**

```
preserve userprop 'TRUE'|'FALSE'|'0'|'1'
```

#### **Example**

preserve userprop 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project— Settings —Component Replace

- PRESERVE BYPASS
- PRESERVE CONN
- PRESERVE\_PINPAIR
- PRESERVE PWRGRP
- PRESERVE REFDES
- PRESERVE\_TERMINATION
- SHOW ANALYZE DIALOG

P Directives

### PRESERVE\_ZOOM\_INFO

Preserves zoom info for a project opened in concept.

**Note:** In pre-15.7 releases, pages were displayed as "Fit To Page" when switching from page to page regardless of how the zoom was set on previously open pages. Release 15.7 onwards, if you zoom in on page 1 and then switch to the next page, page 2 is zoom fit to the page. If you go back to page 1, it is still zoomed in to the way it was.

#### **Syntax**

PRESERVE ZOOM INFO 'ON' | 'OFF'

#### **Example**

PRESERVE ZOOM INFO 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

P Directives

### PRINT\_EXCLUSION

Allows users to control the printing of specific blocks in a System Capture design. By default, all the blocks in a design are printed, for example when creating a PDF. When this directive is set in the design or site.cpm, an additional menu option gets enabled when you right-click a block in the Project explorer window.

#### **Syntax**

PRINT EXCLUSION 'true' | 'false'

#### **Example**

PRINT\_EXCLUSION 'true'

#### **Corresponding UI Option for Allegro System Capture**

None

P Directives

#### **PRINTLAYER**

Incorporates the printing feature in the viewable PDF. This defines the layers that will be available in the printed version of the PDF that you generate for the schematic. You can take printouts of published PDF documents exactly as they appear on the viewable PDF document.

#### **Syntax**

```
PRINTLAYER '<decimal value>'
```

Where <u>decimal value</u> determines which all layers are to be printed in the printable PDF document.

#### **Example**

PRINTLAYER '511'

#### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Layers — Print Layer

#### See Also

**EXPORT** 

**VISIBLE** 

**PRINTLAYERENABLE** 

# Allegro Front-End CPM Directive Reference Guide P Directives

### **PRINTLAYERENABLE**

Works in conjunction with the Print Layer. Includes a printable PDF version in the generated PDF.

#### **Syntax**

PRINTLAYERENABLE '0'|'1'

#### **Example**

PRINTLAYERENABLE '0'

#### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Insert Print Layer check box

#### See Also

**PRINTLAYER** 

P Directives

# PROCESS\_PIN\_SHORT\_PROP

The PROCESS\_PIN\_SHORT\_PROP, directive directs Packager-XL to acknowledge the <u>PIN\_SHORT</u> property value and create a <u>NET\_SHORT</u> property with its value containing the physical net names connected to the logical pin names.

## **Syntax**

PROCESS\_PIN\_SHORT\_PROP 'ON' | 'OFF'

## **Example**

PROCESS\_PIN\_SHORT\_PROP 'ON'

P Directives

# Project\_Ppl

Defines the preferred parts lists (PPL) to be used in a design project. You can define multiple PPLs for a project. Only components from these defined PPLs can be added to a project. PPLs listed in this directive are displayed by default in the Relations tab in Part Information Manager.

If you defined a color for a PPL when you created the PPL in Database Administrator, then the color of the PPL to which the component belongs is also displayed in Part Information Manager. If a component belongs to multiple PPLs, all the colors will be displayed in Part Information Manager.

Part Information Manager displays a warning when you try and add a part that is not from a PPL.



If you want Part Information Manager to consider the specified PPLs in an order of priority, you could create a hierarchical PPL using Allegro EDM Database Administrator and use that instead of specifying multiple PPLs in this directive. The hierarchical PPL can include all the PPLs you want to specify.

### Syntax

project\_ppl '<PPL name>' '<PPL name>' '<PPL name>'

### Example

project\_ppl 'ppl\_level1' 'cadence\_approved'

### Corresponding UI Option

Allegro EDM Project Wizard — Get Project Information — Preferred Parts List Name

#### See Also

Ppl Only

P Directives

# PROP\_COLOR

Use this directive to specify the color for the properties and their values in the generated document schematic in Design Entry HDL and Schgen.

### **Syntax**

```
PROP_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

### **Example**

PROP COLOR 'ORANGE'

### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Property

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Colors — Property Color.

#### See Also

- BACKGROUND\_COLOR
- <u>DOT COLOR</u>
- NOTE COLOR
- <u>HIGHLIGHT\_COLOR</u>
- ARC COLOR
- SYMBOL COLOR
- WIRE COLOR

# PROP JUSTIFICATION

When adding, modifying, or replacing components, use this directive to justify the annotated property text on the canvas.

**Note:** This directive only works if the values of the <u>PROP\_PLACEMENT\_DEFAULT</u>, <u>PROP\_OFFSET</u>, <u>PROP\_STACKING</u> directives are also specified.

### **Syntax**

 $\verb|PROP_JUSTIFICATION| < |PROP_PLACEMENT_DEFAULT| value> |JUST_LEFT'| |JUST_CENTER'| |JUST_RIGHT'| |JUST_RIGHT'|$ 

### where

JUST\_LEFT Aligns properties to the left side of the position specified in the

PROP PLACEMENT DEFAULT directive.

JUST\_CENTER Aligns properties to the center of the position specified in the

PROP PLACEMENT DEFAULT directive.

JUST\_RIGHT Aligns properties to the right side of the position specified in the

PROP\_PLACEMENT\_DEFAULT directive.


#### Example

```
PROP_JUSTIFICATION_LR 'JUST_LEFT'
PROP_PLACEMENT_DEFAULT 'LR'
PROP_OFFSET_LR '(50,50)'
PROP_STACKING_LR 'STACK_DOWN'
```

In this case, the position of the properties changes to *Lower Right* of the component and:

- Aligns properties to the left side.
- On the X-axis and Y-axis, positions properties at a distance of 50 from the component.

Stacks properties upwards.



## **Corresponding UI Option for Allegro Design Entry HDL**

None

### See Also

- PROP\_PLACEMENT\_DEFAULT
- PROP\_OFFSET
- PROP\_STACKING

P Directives

## PROP OFFSET

When adding, modifying, or replacing components, use this directive to position annotated properties on the canvas at a specific distance from the component.

**Note:** This directive will only work if the values of the <u>PROP\_PLACEMENT\_DEFAULT</u>, <u>PROP\_JUSTIFICATION</u>, <u>PROP\_STACKING</u> directives are also specified.

### **Syntax**

```
PROP_OFFSET_<PROP_PLACEMENT_DEFAULT value> '(X,Y)'
```

#### where

- X Indicates the distance at which you want to position the property from the component on the X-axis.
- Y Indicates the distance at which you want to position the property from the component on the Y-axis.

### **Example**

```
PROP_JUSTIFICATION_UR 'JUST_LEFT'
PROP_PLACEMENT_DEFAULT 'UR'
PROP_OFFSET_UR '(0,0)'
PROP_STACKING_UR 'STACK_UP'
```

In this case, the position of the properties changes to *Upper Right* of the component and:

- Aligns properties to the left side.
- On the X-axis and Y-axis, positions properties at a distance of 0 from the component.

### **Corresponding UI Option for Allegro Design Entry HDL**

### None

P Directives

## PROP\_PLACEMENT\_DEFAULT


When adding, modifying, or replacing components, use this directive to control the positioning of annotated properties on the canvas.

**Note:** This directive only works if the values of the <u>PROP\_JUSTIFICATION</u>, <u>PROP\_OFFSET</u>, <u>PROP\_STACKING</u> directives are also specified.

### **Syntax**

```
PROP PLACEMENT DEFAULT 'UL'|'UC'|'UR'|'CL'|'CC'|'CR'|'LL'|'LC'|'LR'
```

where the abbreviations indicate the position of properties relative to the component:



### **Example**

```
PROP_PLACEMENT_DEFAULT 'LL'

PROP_JUSTIFICATION_LL 'JUST_RIGHT'

PROP_OFFSET_LL '(-200,-100)'


PROP_STACKING_LL 'STACK DOWN'
```

In this case, the position of the properties changes to *Lower Left* of the component and:

Aligns properties to the left side.

P Directives

- Positions properties at a distance of -250 on the X-axis and -50 on the Y-axis.
- Stacks properties downwards.



## **Corresponding UI Option for Allegro Design Entry HDL**

None

### See Also

- PROP JUSTIFICATION
- PROP\_OFFSET
- PROP\_STACKING

P Directives

# PROP\_STACKING

When adding, modifying, or replacing components, use this directive to set the vertical stacking of annotated properties on the canvas.

**Note:** This directive only works if the values of the <u>PROP\_PLACEMENT\_DEFAULT</u>, <u>PROP\_JUSTIFICATION</u>, <u>PROP\_OFFSET</u> directives are also specified.

### **Syntax**

```
PROP_STACKING_<PROP_PLACEMENT_DEFAULT value> 'STACK_UP'|'STACK_DOWN'|'UP/DOWN'
```

#### where

STACK_UP	Stacks properties in the upward direction of the position specified in the PROP_PLACEMENT_DEFAULT directive.
STACK_DOWN	Stacks properties in the downward direction of the position specified in the PROP_PLACEMENT_DEFAULT directive.
UP/DOWN	Stacks properties in the upward or downward direction of the position specified in the PROP_PLACEMENT_DEFAULT directive.

### **Example**


```
PROP_PLACEMENT_DEFAULT 'UC'
PROP_JUSTIFICATION_UC 'JUST_LEFT'
PROP_OFFSET_UC '(20,20)'
PROP_STACKING_UC 'STACK_UP'
```

In this case, the position of the properties changes to *Upper Center* of the component and:

- Aligns properties to the left side.
- Positions properties at a distance from the component 0 on X-axis and 250 on Y-axis.

Stacks properties downwards.





## **Corresponding UI Option for Allegro Design Entry HDL**

None

### See Also

- PROP\_PLACEMENT\_DEFAULT
- PROP JUSTIFICATION
- PROP OFFSET

P Directives

# PROP\_VISIBILITY

Controls the way properties are displayed.

### **Syntax**

PROP VISIBILITY 'INVISIBLE' | 'NAME' | 'VALUE' | 'BOTH'

## **Example**

PROP\_VISIBILITY 'BOTH'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Properties — Visibility

### See Also

**POWERPROP VIS** 

# PTF\_MISMATCH\_EXCLUDE\_INJ\_PROP

This directive controls which injected properties should not be checked for mismatched values. Part Manager and Packager-XL run the part table file (PTF) mismatch check and report warnings and errors.

The PTF\_MISMATCH\_EXCLUDE\_INJ\_PROP directive supports the following values:

- ALL: all injected properties will be excluded from the mismatch check.
- NONE: injected properties will not be excluded from the mismatch check.
- Space-separated list of property names: the specified properties will be excluded from the check.

### **Syntax**

PTF\_MISMATCH\_EXCLUDE\_INJ\_PROP 'ALL'|'NONE'|'<space-separated list of property names>'

### **Example**

PTF\_MISMATCH\_EXCLUDE\_INJ\_PROP PART\_NUMBER LOCATION PART\_NAME TOL PIN\_DELAY

#### See also

STOP\_PST\_GEN\_ON\_PTF\_MISMATCH

P Directives

# PTF\_VIEW

The PTF\_VIEW directive specifies the Part Table View directory name.

You specify the PTF\_VIEW directive in the Global section of the Project Setup form.

## **Syntax**

PTF\_VIEW <name>;

where name is the Part Table View name.

## **Example**

■ PTF\_View part\_table;

P Directives

# PULLDOWN\_MAX

Defines the maximum value of resistance of a pulldown resistor.

When the High Pulldown Resistance Value audit rule under the *Protocol Checks* category is run, pulldown resistors with values higher than the configured minimum value are flagged.

### **Syntax**

PULLDOWN\_MAX '<high pulldown resistance value>'

### **Example**

PULLDOWN\_MAX '10000'

## **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Maximum Pulldown

- PULLUP MIN
- PULLDOWN\_MIN
- PULLUP MAX

P Directives

# PULLDOWN\_MIN

Defines the minimum value of resistance of a pulldown resistor.

When the Low Pulldown Resistance Value audit rule under the *Protocol Checks* category is run, pulldown resistors with values lower than the defined minimum value are flagged.

### **Syntax**

PULLDOWN\_MIN '<minimum pulldown resistance value>'

### **Example**

PULLDOWN\_MIN '1000'

## **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Minimum Pulldown

- PULLUP MIN
- PULLDOWN\_MAX
- PULLUP MAX

P Directives

# PULLUP\_MAX

Defines the maximum value of resistance of a pullup resistor.

When the Low Pullup Resistance Value audit rule under the *Protocol Checks* category is run, the pullup resistors with values higher than the configured minimum value are flagged.

The maximum value of the pullup resistor cannot be lower than or the same as its minimum value.

### **Syntax**

PULLUP\_MAX '<maximum pullup resistance value>'

### **Example**

PULLUP\_MAX '10000'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Maximum Pullup

- PULLUP\_MIN
- PULLDOWN MIN
- PULLDOWN MAX

P Directives

# PULLUP\_MIN

Defines the minimum value of resistance of a pullup resistor.

When the Low Pullup Resistance Value audit rule under the *Protocol Checks* category is run, pullup resistors with values lower than the configured minimum value are flagged.

The maximum value of the pullup resistor cannot be lower than or the same as its minimum value.

### **Syntax**

PULLUP\_MIN '<minimum pullup resistance value>'

### **Example**

PULLUP\_MIN '1000'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – Minimum Pullup

- PULLUP\_MAX
- PULLDOWN MIN
- PULLDOWN MAX

## **PWR PIN NAME**

Defines the power pin names in a design when the following audit rules are run:

- Grounded IC Output Pins
- IC Output Pins Without Receiver
- Unconnected IC Power/Ground Pins
- IC Input Pins Without Driver
- Nets connected to SDA pins missing a pull-up
- Nets connected to SCL pins missing a pull-up
- Open collector output pin missing a pull-up
- All IC Input Pins Pulled Up
- All IC Input Pins Pulled Down
- Low Pullup Resistance Value
- High Pulldown Resistance Value
- High Pullup Resistance Value
- Low Pulldown Resistance Value
- Bypass capacitor voltage exceeds rated voltage
- Same group power pins connected to nets with different voltage values
- Power Nets Without Voltage
- Power Nets With 0V
- Ground Nets Without Voltage
- Ground Nets With Non-Zero Voltage
- Missing Bypass Capacitors
- Nets with pull-up and pull-down resistors

Design Integrity identifies pins as power pins based on the following conditions:

If the pin name matches the patterns defined in this directive

If the pin type is defined as power in chips.prt

## **Syntax**

PWR\_PIN\_NAME '<pin pattern>'

The following pin patters are supported:

VTT, VBAT, VBB, VDDADC, VDD3V3, DVDD3V3, VDD2V5, DVDD2V5, VDD1V2, DVDD1V2, VDD1O

### **Example**

PWR\_PIN\_NAME 'VDD' 'VCC'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Power or Ground tab – Power Pins

**17** 

# **R Directives**

This chapter lists the CPM directives that start with  $\mathbb R$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# RAS\_PIN\_PATTERN

Defines the patterns used for identifying pins as Row Address Strobe (RAS) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- RAS and CAS pins of ICs incorrectly connected to non-RAS or non-CAS pins
- RAS and CAS pins of ICs not connected to the same set of ICs or connectors
- RAS and CAS pins of IC incorrectly connected
- Unconnected RAS and CAS pins of ICs

### **Syntax**

RAS\_PIN\_PATTERN '<pin pattern>'

### **Example**

RAS\_PIN\_PATTERN 'RAS'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – RAS Pin Patterns

# RAT\_ON\_REPLACE

Sets whether the connections to the pins should be changed to rats on replacing a component.

## **Syntax**

RAT ON REPLACE 'YES'|'NO'

The default value is NO.

## **Example**

RAT ON REPLACE 'NO'

R Directives

# **REF\_DES\_LENGTH**

The REF\_DES\_LENGTH directive is used in Allegro System Capture and Packager-XL. This directive controls the maximum length of physical reference designators generated by Packager-XL.

The REF\_DES\_LENGTH directive does not affect user-assigned LOCATION properties. However, if the LOCATION property value (user assigned or synthesized from the REF\_DES\_PATTERN directive) exceeds the maximum length of physical reference designators, an error message is generated.

The REF\_DES\_LENGTH directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

### **Syntax**

```
REF_DES_LENGTH number;
where
```

number	is the maximum number of characters in the reference
	designator.

The default value for the REF\_DES\_LENGTH directive is 31 characters.

### **Example**

REF DES LENGTH 12;

### Corresponding UI Option for Allegro System Capture

Edit - Preferences - Schematic - ECO/Packager - Reference Designator Max Length

### Corresponding UI Option for Design Entry HDL

None

**R** Directives

# **REF\_DES\_PATTERN**

The REF\_DES\_PATTERN directive is used in Allegro System Capture and Packager-XL. This directive specifies the format of reference designators (that is, location properties) assigned to the physical parts in a design and this directive also applies to all parts in your design.

If you want to specify a pattern for a particular part or instance, use the REF\_DES\_PATTERN property instead. The REF\_DES\_PATTERN directive is only applied to unpackaged parts in the design.

To change the existing reference designators, do one of the following:

- Use the REPACKAGE directive. For more information on the REPACKAGE directive, see REPACKAGE.
- Manually edit the LOCATION properties in the schematic.
- You can specify REF\_DES\_PATTERN as a property or a directive. For more information, refer to <u>Allegro Platform Properties Reference</u> Guide. Currently, in Allegro System Capture, this directive is supported only for flat designs.

The REF\_DES\_PATTERN directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and rads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.



REF\_DES\_PATTERN overrides the default naming convention used by Packager-XL.

### **Syntax**

REF\_DES\_PATTERN pattern

pattern

is an alphanumeric character string

### The default is:

REF DES PATTERN (\$PHYS DES PREFIX)[0-9](1);

R Directives

The pattern can be a combination of the following:

- Ordinary characters
- Value to be incremented

This value is specified within square brackets [] and you can use this value more than once. The letters 0-9 indicate a numeric value, while the letters A-Z indicate an alphabetic value. For example:

```
U[A-Z] -->> UA, UB, UC.....UZ, UAA.....
U[0-9]-X -->> U1-X, U2-X, U3-X.....U9-X, U10-X.....
```

A value in parentheses is specified to modify the value in square brackets (place parentheses after brackets).

You can only specify this value once in a pattern. This value indicates a starting number or character other than 0 or A. The number of characters in this value controls the number of place holders in the reference designator. For example:

```
U[0-9](4422) -->> U4422, U4423, U4424, ... U9999, U10000... 
U[A-Z](BBB) -->> UBBB UBBC UBBD ... UZZZ, UAAAA.....
```

You can use a property name preceded by a dollar sign (\$) in parentheses to add design properties such as page or drawing name.

Packager-XL supplies the actual value on an instance basis.

For example, the page and drawing properties can be specified as shown below:

 $U(\$PAGE) \times [0-9]$  (61) attaches the name, U1X61 starting from the first instance of a part on page one.

U(\$DRAWING) X[0-9](61) attaches the name, UIO\_MODX61 starting from the first instance of a part on the design IO\_MOD.

Note: Spaces are not allowed in a pattern.

### **Example**

```
REF_DES_PATTERN ($PHYS_DES_PREFIX) - ($DRAWING) - [0-9];
```

### **Corresponding UI Option for Allegro System Capture**

None

**R** Directives

### **Corresponding UI Option for Design Entry HDL**

### None

**Note:** You can use the PHYS\_DES\_PREFIX property as part of your REF\_DES\_PATTERN directive. The following pattern uses the PHYS\_DES\_PREFIX property as the first character of the reference designator and begins incrementing from number 501 to complete the pattern.

```
REF_DES_PATTERN ($PHYS_DES_PREFIX)[0-9](501);
```

If a resistor has PHYS\_DES\_PREFIX=R, R501 is used. For a capacitor with PHYS\_DES\_PREFIX=C, C501 is used. For more details, see the <u>Allegro Platform Properties</u> <u>Reference quide</u>.

R Directives

## REF\_DES\_PATTERN\_FIX

The REF\_DES\_PATTERN\_FIX directive is used in Allegro System Capture and Packager-XL. This directive is used to specify the format of reference designators (that is, location properties) assigned to the physical parts in a design.

When you use the REF DES PATTERN FIX directive:

■ The reference designator counter is reset on every page. Therefore, at every page change, the reference designator counters are reset to the initial values.

## Example

```
For page1, the reference designators will be: U1XX0, U2XX1, ...

For page2, the reference designators will be: U1XX0, U2XX1, ...
```

■ The reference designator counter is maintained for every *Refdes* prefix. Therefore, different reference designator prefixes have their own reference designator counters.

### Example

For refdes prefix U, the reference designators will be:

```
U1XX0,
U1XX1, ...

For refdes prefix C, the reference designators will be:
C1XX0,
C1XX1, ...
```

The reference designators are generated in the new pattern only if you set the REF\_DES\_PATTERN\_FIX directive to ON

If this directive is not set to ON, Packager-XL generates the reference designators using REF\_DES\_PATTERN.

The REF\_DES\_PATTERN\_FIX directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and rads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture. For

**R** Directives

information about how this directive works in Allegro System Capture, refer to REF DES PATTERN FIX.



The REF\_DES\_PATTERN\_FIX directive cannot be set from the Packager Setup dialog.

### **Syntax**

```
REF DES PATTERN FIX 'on' | 'off'
```

### **Example**

An excerpt from the .cpm file:

```
START_PKGRXL
REF_DES_PATTERN_FIX 'on'
ref_des_pattern '($phys_des_prefix)($PAGE)XX[0-9](0)'
END PKGRXL
```

### **Corresponding UI Option for Allegro System Capture**

Edit - Preference - Schematic - ECO/Packager - Reset Numbering on Each Page

### **Corresponding UI Option for Design Entry HDL**

None

**R** Directives

# **REFDES\_ALPHA\_NUM**

Converts the refdes number generated by the packager to an alphanumeric or numeric value.

### **Syntax**

REFDES\_ALPHA\_NUM 'FULL\_ALPHA'|'UNIT\_NUM'

FULL_ALPHA	converts the whole number to base 36 number.
	Example:
	1, 2, 3,, 9; A, B, C,, Z, 10, 11,,19, 1A, 1B,, 1Z, 20
UNIT_NUM	converts the number except the least significant digit, that is the number at the unit's place always remains a number.
	Example:
	1, 2,3,,9, 10, 11,,99, A0, A1,, A9, B0, B1,B9,, 1A0, 1A1,, 1A9,, 1Z0,1Z9,, 2Z0

### **Example**

REFDES ALPHA NUM 'FULL ALPHA'

- Numbers 0-9 remain as is
- 10 is converted A
- 35 is converted to Z
- 36 is converted to 10
- 46 is converted to 1A

REFDES ALPHA NUM 'UNIT NUM'

■ 100 is converted to A0

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - ECO/Packager - RefDes Numbering Characters

**R** Directives

## See Also

- REF\_DES\_PATTERN
- REF\_DES\_PATTERN\_FIX
- REFDES PAGE PADDING

**R** Directives

# REFDES\_PAGE\_PADDING

Provides support for zero padding in page number. It is used if '\$Page' is used in REF\_DES\_PATTERN.

### **Syntax**

REFDES\_PAGE\_PADDING <zero padding>

where

padding is the zero padding value for the page number.	
--	--

### **Example**

REFDES PAGENUM PADDING '2'

With a zero padding of 2:

- Page number 2 is displayed as 02
- Page number 10 is displayed as 10. It will be 0A in case of alphanumeric numbering, REFDES ALPHA NUM 'FULL ALPHA'.

**Note:** The numbering of pages follow the same order as defined in the <u>REFDES\_ALPHA\_NUM</u> directive.

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - ECO/Packager - Fixed Page Number Length

#### See Also

- REF DES PATTERN
- REF DES PATTERN FIX
- REFDES ALPHA NUM

# REFDES\_PREFIX\_VISIBILITY\_CHECK

Specifies the reference designators to be shown on the design canvas in Allegro System Capture.

This directive is used when the RefDes visibility audit rule under the *Graphical Checks* category is run.

### **Syntax**

REFDES\_PREFIX\_VISIBILITY\_CHECK '<refdes prefix>'

### **Example**

REFDES\_PREFIX\_VISIBILITY\_CHECK 'TP' 'J'

## **Corresponding UI Option in Allegro System Capture**

Graphical Rule - Invalid Net Name - Configure - Schematic Audit Settings - Rule tab - RefDes Visibility

# REGENERATE\_PHYSICAL\_NET\_NAME

The REGENERATE\_PHYSICAL\_NET\_NAME directive is used to delete all existing physical net names in a design and generate them afresh. The use of this directive ensures that the changes done on net names in PCB Editor are not lost during successive packaging.

## **Syntax**

REGENERATE PHYSICAL NET NAME 'ON' | 'OFF';

	Regenerates physical net names. That is, Packager-XL deletes all existing physical net names and generate them afresh.
off	Packager-XL uses and maintains the existing physical net names.

The default value of the REGENERATE\_PHYSICAL\_NET\_NAME directive is off.

R Directives

# REMOVE\_FROM\_STATE

The REMOVE\_FROM\_STATE directive is used to remove properties from the state file.

Unwanted properties can be present in the state file because of the following reasons:

■ When you delete a property from the schematic, but it remains in the state file.

During feedback, a property from the layout system is written to the state file but is not backannotated to the schematic. You can delete these unwanted properties by using the REMOVE\_FROM\_STATE directive.



You should use the REMOVE\_FROM\_STATE directive with extreme caution. Properties specified in this directive are removed from every package in the state file. Therefore, to resolve most state file conflicts, use the STATE\_WINS\_OVER\_DESIGN or REPACKAGE directives.

### **Syntax**

```
REMOVE FROM STATE all|property [,property] ...;
```

all	Removes all properties from the state file.
property	Represents a property in the schematic.

The default value for the REMOVE\_FROM\_STATE directive is *none*.

### **Example**

REMOVE FROM STATE group

**R** Directives

# rename\_folders\_on\_copyproj

This directive is used when creating a copy of a project in Allegro System Capture. If the project being copied has subfolders, such an output folder, use this directive to rename folders that get copied to the new design name.

### **Syntax**

```
rename folders on copyproj './output/^design name^/derived_data'
```

### **Example**

```
rename_folders_on_copyproj './output/^design_name^/derived_data'
'./output/^design_name^/hwconfig'
'./output/^design_name^/physical'
```

In this example, three folders, namely derived data, hwconfig, and physical under the output folder will get created with the new project's name.

## **Corresponding UI Option for Allegro System Capture**

None

### See Also

delete folders on copyproi

**R** Directives

# **REPACKAGE**

The REPACKAGE directive specifies whether or not existing tool-assigned packaging information is used in the current run of Packager-XL.

The tool-assigned packaging is read from the state file and from the CDS\_LOCATION, CDS\_SEC, and CDS\_PN properties in the schematic.

Regardless of the setting for the REPACKAGE directive, user-assigned properties, that is, LOCATION, SEC and PN, from the schematic are always preserved.

## **Syntax**

REPACKAGE 'on'|'off';

Ignores tool-assigned packaging. That is, Packager-XL ignores the CDS_LOCATION, CDS_SEC, and CDS_PN properties from the schematic as well as from the packaging in the state file.
Packager-XL uses and maintains existing packaging assignments stored in the state file and the schematic.

The default for the REPACKAGE directive is off.

#### **Example**

REPACKAGE on;

R Directives

# REPLACE\_ACT\_AS\_MODIFY

When this directive is set to ON, the Replace command will act as the Modify command.

For more information about the Replace and Modify commands, refer to the following sections of *Allegro Design Entry HDL Reference Guide*: <u>Replace</u>, <u>Modify</u>

## **Syntax**

REPLACE\_ACT\_AS\_MODIFY 'ON'|'OFF'

## **Example**

REPLACE ACT AS MODIFY 'ON'

**Corresponding UI Option for Allegro Design Entry HDL** 

None

# REPLACE\_PTF\_PROPS

Causes PTF property changes such as property visibility changes to apply when you load an existing PPT Option set file, or make dynamic changes to several injected properties using Part Manager.

#### **Syntax**

REPLACE PTF PROPS 'OFF' | 'ON'

## **Example**

REPLACE PTF PROPS 'OFF'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

**R** Directives

# REPORT\_COL\_PAD

Use this specify the character to use as the column pad in Text File in Tabular Form reports. The column pad is the space between two columns in the report.

#### **Syntax**

```
report col pad <character>
```

#### **Example**

```
report col pad ' '
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Text Report Separators — Column Pad

- REPORT COL SEP
- REPORT\_CURRENCY\_CHAR
- REPORT DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT FONT SIZE
- REPORT\_FONT\_STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP
- REPORT SORT ORDER
- REPORT STRING SEP

R Directives

# REPORT\_COL\_SEP

Use this directive to specify the characters to use as the column separator in Text File in Tabular Form reports.

#### **Syntax**

```
report col sep <character>
```

#### **Example**

```
report col sep '|'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Text Report Separators — Column Separator

- REPORT COL PAD
- REPORT\_CURRENCY\_CHAR
- REPORT DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT FONT SIZE
- REPORT\_FONT\_STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP
- REPORT SORT ORDER
- REPORT STRING SEP

R Directives

# REPORT\_CURRENCY\_CHAR

Use this directive to specify the characters to use as a currency symbol in reports.

#### **Syntax**

```
report currency char <symbol>
```

#### **Example**

```
report_currency_char '$'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Currency Symbol

- REPORT\_COL\_PAD
- REPORT COL SEP
- REPORT\_DIR
- REPORT\_FILES
- REPORT FONT FACE
- REPORT\_FONT\_SIZE
- REPORT\_FONT\_STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT HIDE LINENO
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT\_STRING\_SEP

**R** Directives

# REPORT DIR

Use this directive to specify the directory location to create the reports in System Connectivity Manager and Allegro System Capture. This directive is used for generating multiple reports.

#### **Syntax**

report dir <directory path>

#### **Example**

report dir './reports'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Report Location

## **Corresponding UI Option for Allegro System Capture**

None

- REPORT COL PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT FONT SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP

**R** Directives

- REPORT SORT ORDER
- REPORT\_STRING\_SEP

R Directives

# REPORT\_FILES

Use this directive to specify the path and file name of the report files.

## **Syntax**

```
report files <path to report files>
```

#### **Example**

```
report_files './report/processor_Bill of Materials.dsr' './reports/processor_Bill
  of Materials.html' './reports/processor_1234.html' './reports/
    processor 12345.dsr'
```

#### **Corresponding UI Option for System Connectivity Manager**

None

- REPORT COL PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT DIR
- REPORT FONT FACE
- REPORT FONT SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT\_HIDE\_LINENO
- REPORT ROW SEP
- REPORT SORT ORDER
- REPORT\_STRING\_SEP

# REPORT\_FONT\_FACE

Use this directive to specify the font to use in the report.

#### **Syntax**

report font face <font face>

## **Example**

report font face 'arial'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Font

- REPORT\_COL\_PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT\_DIR
- REPORT FILES
- REPORT\_FONT\_SIZE
- REPORT\_FONT\_STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT\_HIDE\_LINENO
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT\_STRING\_SEP

**R** Directives

# REPORT\_FONT\_SIZE

Use this directive to specify the font size to use in the report.

#### **Syntax**

```
report font size <size>
```

## **Example**

```
report font size '10'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Font Size

- REPORT\_COL\_PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT\_DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT\_FONT\_STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT\_HIDE\_LINENO
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT\_STRING\_SEP

R Directives

# REPORT\_FONT\_STYLE

Use this directive to specify the font style to use in the report.

#### **Syntax**

```
report font style <font style>
```

The valid values are: Regular, Bold, Italic, Bold Italic

#### **Example**

```
report font style 'Bold'
```

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Font Style

- REPORT COL PAD
- REPORT\_COL\_SEP
- REPORT\_CURRENCY\_CHAR
- REPORT DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT FONT SIZE
- REPORT FORMAT
- REPORT\_HEADER\_SEP
- REPORT HIDE LINENO
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT STRING SEP

R Directives

# REPORT\_FORMAT

Use this directive to specify the default format in which reports are generated.

#### **Syntax**

report format <format>

The valid values are: DSR, Text, CSV, HTML

#### **Example**

report format 'DSR'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Default Format

- REPORT COL PAD
- REPORT COL SEP
- REPORT\_CURRENCY\_CHAR
- REPORT DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT FONT SIZE
- REPORT FONT STYLE
- REPORT\_HEADER\_SEP
- REPORT HIDE LINENO
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT STRING SEP

R Directives

# REPORT\_HEADER\_SEP

Use this directive to specify the character you want to use as the separator for column headings in Text File in Tabular Form reports.

#### **Syntax**

```
report header sep <character>
```

#### **Example**

```
report header sep '#'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Text Report Separators — Column Separator

- REPORT COL PAD
- REPORT\_COL\_SEP
- REPORT CURRENCY CHAR
- REPORT DIR
- REPORT FILES
- REPORT FONT FACE
- REPORT\_FONT\_SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP
- REPORT SORT ORDER
- REPORT STRING SEP

**R** Directives

# REPORT\_HIDE\_LINENO

Use this directive to specify if line numbers are to be displayed in the generated reports.

#### **Syntax**

```
report hide lineno 'ON'|'OFF'|'0'|'1'
```

## **Example**

```
report hide lineno '0'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Hide Line Numbers

- REPORT\_COL\_PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT\_DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT\_FONT\_SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT\_HEADER\_SEP
- REPORT ROW SEP
- REPORT\_SORT\_ORDER
- REPORT\_STRING\_SEP

**R** Directives

# REPORT\_ROW\_SEP

The character to specify the character to use as the row separator in Text File in Tabular Form reports.

#### **Syntax**

```
report row sep <character>
```

#### **Example**

```
report row sep '-'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Text Report Separators — Row Separator

- REPORT COL PAD
- REPORT\_COL\_SEP
- REPORT CURRENCY CHAR
- REPORT DIR
- REPORT FILES
- REPORT FONT FACE
- REPORT\_FONT\_SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT HEADER SEP
- REPORT\_HIDE\_LINENO
- REPORT SORT ORDER
- REPORT STRING SEP

R Directives

# REPORT\_SORT\_ORDER

Use this directive to specify the order in which the data in reports is to be sorted.

#### **Syntax**

```
report sort order <order>
```

The valid values are: Ascending, Descending

#### **Example**

```
report_sort_order 'Ascending'
```

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — Sort Order

- REPORT COL PAD
- REPORT COL SEP
- REPORT\_CURRENCY\_CHAR
- REPORT DIR
- REPORT FILES
- REPORT FONT FACE
- REPORT FONT SIZE
- REPORT FONT STYLE
- REPORT\_FORMAT
- REPORT HEADER SEP
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP
- REPORT STRING SEP

R Directives

# REPORT\_STRING\_SEP

Use this directive to specify the character to use a string separator in reports.

#### **Syntax**

```
report string sep <character>
```

## **Example**

```
report string sep '#'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Report Generation — General Settings — String Separator

- REPORT\_COL\_PAD
- REPORT COL SEP
- REPORT CURRENCY CHAR
- REPORT\_DIR
- REPORT FILES
- REPORT\_FONT\_FACE
- REPORT\_FONT\_SIZE
- REPORT FONT STYLE
- REPORT FORMAT
- REPORT\_HEADER\_SEP
- REPORT HIDE LINENO
- REPORT\_ROW\_SEP
- REPORT\_SORT\_ORDER

R Directives

# RESTRICTIVE\_WIRE\_MOVE

Allows wire moves in only one direction – either horizontally along the x-axis, or vertically along the y-axis. The direction is determined by the direction of mouse movement at the beginning of the operation.

## **Syntax**

RESTRICTIVE\_WIRE\_MOVE 'YES'|'NO'

YES Wires move only in the direction of mouse movement.

NO Wires can move in any direction.

## **Example**

RESTRICTIVE WIRE MOVE 'YES'

# RETAIN\_EXISTING\_XNETS\_AND\_DIFFPAIRS

Use this directive to enable or disable signal and ECSet validation when Constraint Manager is launched, or when Packager-XL is run.

Release 16.5 and onwards, by default, signal models and ECSets are validated when launching Packager-XL or Constraint Manager. If you want to disable this validation, set this directive in the START\_ECSET\_MODELS section of your .cpm file.

**Note:** If you are working with pre-16.5 designs, you can enable or disable signal and ECSet validation using the *Retain Existing XNets and Diff Pairs* option in the DE-HDL Options dialog box.

To disable validation, valid values for this directive are YES/ON/TRUE. To enable validation, valid values are NO/OFF/FALSE.

#### **Syntax**

RETAIN EXISTING XNETS AND DIFFPAIRS 'YES'|'ON'|'TRUE'|'NO'|'OFF'|'FALSE'

#### **Example**

RETAIN EXISTING XNETS AND DIFFPAIRS 'NO'

## Corresponding UI Option for Allegro Design Entry HDL

None

# RETAIN\_FONT\_SETTINGS\_ON\_SYMBOL\_ADD

Set the value of this directive to ON if you want the symbol font settings that were defined when creating the symbol to be preserved when instantiating a component on a schematic.

For example, assume that the text color is defined as red for a symbol in Part Developer. When you instantiate this symbol in DE-HDL, the symbol color will still be red regardless of the symbol text font color specified in DE-HDL.

#### **Syntax**

RETAIN FONT SETTINGS ON SYMBOL ADD 'YES' | 'ON' | 'TRUE' | 'NO' | 'OFF' | 'FALSE'

#### **Example**

RETAIN FONT SETTINGS ON SYMBOL ADD 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

# RETAIN\_HARD\_LOCATION\_ON\_REPLACE

Retains the hard location properties of an instance when a component is replaced on the schematic.

## **Syntax**

RETAIN HARD LOCATION ON REPLACE 'OFF' | 'ON'

#### **Example**

RETAIN\_HARD\_LOCATION\_ON\_REPLACE 'OFF'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

RETAIN PATH ON REPLACE

RETAIN VERSION ON REPLACE

# RETAIN\_HARDLOCATION\_ON\_COPY

Retains the value of the LOCATION property when a component is copied.

#### **Syntax**

RETAIN HARDLOCATION ON COPY 'OFF' | 'ON'

#### where

OFF Ensures that the value of the LOCATION property is reset to?

when you copy an instance with a hard location.

ON The value of the LOCATION property is retained when a

component is copied. This the default value.

#### **Example**

RETAIN\_HARDLOCATION\_ON\_COPY 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

**RUN FEEDBACK** 

# RETAIN\_INSTANCE\_PROP\_ON\_VERSION

If the symbol properties and the instance-level properties on a schematic are different, DE-HDL retains the instance-level properties and not the symbol properties when this directive is ON.

#### **Syntax**

RETAIN INSTANCE PROP ON VERSION 'OFF' | 'ON'

#### **Example**

RETAIN\_INSTANCE\_PROP\_ON\_VERSION 'OFF'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

# RETAIN\_LOCATION\_ON\_COPYALL

Retains the pin numbers and location of a component when you perform the copy all operation.

## **Syntax**

RETAIN LOCATION ON COPYALL 'OFF' | 'ON'

## **Example**

RETAIN\_LOCATION\_ON\_COPYALL 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

**RUN FEEDBACK** 

R Directives

# RETAIN\_PATH\_ON\_REPLACE

This directive can be set to retain the PATH property value when replacing a component on a schematic. This ensures that the canonical path of the component instance is maintained. As a result, there will be no rip-offs on the layout.

#### **Syntax**

RETAIN PATH ON REPLACE 'OFF' | 'ON'

## **Example**

RETAIN\_PATH\_ON\_REPLACE 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

RETAIN HARD LOCATION ON REPLACE

RETAIN\_VERSION\_ON\_REPLACE

R Directives

# RETAIN\_PREVIOUS\_HILITE

Retains the highlighting of multiple objects on the same page.

By default, a highlighted object is dehighlighted when a new object is selected in Allegro PCB Editor or the Global Navigate window in Design Entry HDL.

In the case of groups, when you select multiple objects by dragging the mouse, DE-HDL highlights any one of the selected objects in the group on the same page. For example, if you group C1, C2, C3, and C4 on a board file in PCB Editor, DE-HDL will highlight any one of these objects in the schematic page. However, if you group objects by choosing Edit – Groups, DE-HDL will only highlight the last selected object in the group.

If you want all the selected objects on the same page to be highlighted at the same time, set the RETAIN\_PREVIOUS\_HILITE directive to ON in the project (.cpm) file. This ensures that all the selected objects are highlighted.

#### **Syntax**

RETAIN PREVIOUS HILITE 'OFF' | 'ON'

#### **Example**

RETAIN PREVIOUS HILITE 'ON'

#### Corresponding UI Option for Allegro Design Entry HDL

None

R Directives

# RETAIN\_VERSION\_ON\_REPLACE

Retains the current version of a symbol when the symbol is replaced by another symbol on the schematic drawing.

#### **Syntax**

RETAIN VERSION ON REPLACE 'OFF' | 'ON'

#### **Example**

RETAIN VERSION ON REPLACE 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Retain Version on Replace

**R** Directives

# RETAIN\_ZERONODE\_NET

Controls whether a net is deleted from the design database after it is removed from all the pages on the schematic. This directive ensures that the constraints and properties are not lost if you remove circuitry from one page to another.

## **Syntax**

RETAIN ZERONODE NET 'YES'|'NO'

YES A net is not deleted from the database even if it is removed

from the schematic pages.

NO If a net is deleted from the of the schematic pages, it is deleted

from the design database as well.

## **Example**

RETAIN ZERONODE NET 'YES'

R Directives

# REUSE\_REFDES

The REUSE\_REFDES directive is used to control the reuse of reference designators in a project in Allegro System Capture and Packager-XL. The reference designator of a physical device can be changed or deleted in the schematic or the board. The use of the REUSE\_REFDES directive in the Preserve mode provides Packager-XL with one of the two options:

■ Reuse the existing reference designators. The values of the existing reference designators are stored in the pxl.state file. Packager-XL uses this file to reuse reference designators.

**Note:** If the Packager-XL is run in the Repackage mode, then the pxl.state file is deleted and the list of existing reference designators is lost. All the components in a design will be packaged afresh.

■ Lock the previously used reference designator, and assign a new reference designator for the new component. In this case, Packager-XL will continue to store all reference designators assigned by PCB Editor in the reference designator section of the pxl.state file.

The REUSE\_REFDES directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and rads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

## **Syntax**

REUSE REFDES 'ON' | 'OFF';

#### where

on is the default value. When the REUSE\_REFDES directive is set to on, the existing reference designators for changed or deleted components are reused for new components.

R Directives

off

when the <code>REUSE\_REFDES</code> directive is set to <code>off</code>, new reference designators are assigned to new components. Before assigning reference designators to new components, Packager-XL reads the list of reference designators in the <code>pxl.state</code> file. The existing reference designators are not reused for new components that need new assignments. If Packager-XL can accommodate the new components with existing reference designators, then it reuses those designators. Otherwise, the new components are assigned new reference designators.

#### Example

Assume that there are 5 components in a design that are assigned the reference designators U1 to U5 by PCB Editor. When you package the design in the feedback mode, the information about reference designators is stored in the pxl.state file.

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - ECO/Packager - Reuse Reference Designator's Numbers

## **Corresponding UI Option for Design Entry HDL**

None

**Note:** If you have not packaged your design in feedback mode, the list of reference designators will not be stored in the pxl.state file. As a result, Packager-XL will assume that the reference designators can be reused.

If you now delete the component with the reference designator U2, add a new component in the schematic, and then package the design, then whether the new component should be assigned the U2 reference designator value is decided by the REUSE\_REFDES directive.

If the REUSE\_REFDES directive is set to on, the new component will be assigned the reference designator value U2. If the REUSE\_REFDES directive is set to off, the new component will **not** be assigned the reference designator value U2.

**R** Directives

# RIGHT\_IN\_OFFPAGE

Use this directive to specify the lib:cell:view of the symbol to be used as offpage connector for the input signals on the right of the schematic page.

#### **Syntax**

right in offpage <library.cell:view>

#### **Example**

right\_in\_offpage 'standard.offpage:sym\_4'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — Input.

#### See Also

**USE OFFPAGE** 

RIGHT IN ROT

RIGHT IO OFFPAGE

RIGHT IO ROT

RIGHT OUT OFFPAGE

**R** Directives

# RIGHT\_IN\_ROT

Use this directive to specify the angle in degrees by which the right\_in\_offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by left\_in\_offpage as input offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

## **Syntax**

right\_in\_rot <angle>

## **Example**

right in rot '180'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — Input — Rotate By.

#### See Also

USE OFFPAGE

RIGHT IN OFFPAGE

RIGHT\_IO\_OFFPAGE

RIGHT IO ROT

RIGHT OUT OFFPAGE

**R** Directives

# RIGHT\_IO\_OFFPAGE

Use this directive to specifies the lib:cell:view of the symbol to be used as offpage connector for the input/output signal on the right of the schematic page.

**Note:** This option works only when the use\_offpage is set to 1.

## **Syntax**

right io offpage <library.cell:view>

#### **Example**

right io offpage 'standard.offpage:sym 3'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — InOut — Rotate By

#### See Also

**USE\_OFFPAGE** 

RIGHT IN OFFPAGE

**RIGHT IN ROT** 

RIGHT\_IO\_ROT

RIGHT OUT OFFPAGE

**R** Directives

# RIGHT\_IO\_ROT

Use this directive to specify the angle in degrees by which the right\_io\_offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by left\_io\_offpage as input/output offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

## **Syntax**

right\_io\_rot <angle>

## **Example**

right io rot '45'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — InOut — Rotate By

#### See Also

USE OFFPAGE

RIGHT IN OFFPAGE

RIGHT\_IN\_ROT

RIGHT IO OFFPAGE

RIGHT OUT OFFPAGE

**R** Directives

# RIGHT\_OUT\_OFFPAGE

Use this directive to specifies the lib:cell:view of the symbol to be used as offpage connector for the output signal on the right of the schematic page.

**Note:** This option works only when the use\_offpage is set to 1.

## **Syntax**

right out offpage <library.cell:view>

#### **Example**

right out offpage 'standard.offpage:sym 5'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — Output.

#### See Also

**USE\_OFFPAGE** 

RIGHT IN OFFPAGE

**RIGHT IN ROT** 

RIGHT\_IO\_OFFPAGE

RIGHT IO ROT

R Directives

### RIGHT\_OUT\_ROT

Use this directive to specify the angle in degrees by which the right\_out\_offpage connector symbol should be rotated before it is placed on the document schematic.



To use the symbol specified by left\_out\_offpage as output offpage connector for signals on the left of the schematic page, rotate the symbol by 180.

#### **Syntax**

right\_out\_rot <angle>

#### **Example**

right out rot '45'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols — Right Side — Out — Rotate By.

#### See Also

USE OFFPAGE

RIGHT IN OFFPAGE

RIGHT\_IN\_ROT

RIGHT IO OFFPAGE

RIGHT IO ROT

RIGHT OUT OFFPAGE

R Directives

### RUN\_FEEDBACK

This directive corresponds to the Package Design check box in the Import Physical dialog. If you want to transfer the physical design from the PCB Editor layout database to the Design Entry HDL schematic design, set this directive to 'YES'.

The run\_feedback directive is written to the START\_DESIGNSYNC section with the value 'YES' when the Package Design check box in the Import Physical dialog is selected.

Design Synchronization uses this value to remember the last setting with which the dialog was last run. The next time the design is packaged, Design Synchronization selects the check box by default when it launches the Import Physical dialog.

#### **Syntax**

```
run packager 'ON'|'OFF'|'YES'|'NO'|'1'|'0'
```

#### **Example**

run packager 'YES'

#### **Corresponding UI Option for Design Entry HDL**

File — Import Physical — Import Physical dialog —Package Design check box

## **RUN\_GENFEEDFORMAT**

When the value of this directive is set to 'YES', the check box for *Generate Feedback Files* in the Import Physical dialog is selected when the dialog is launched. This generates feedback files during the Import Physical process. These files, which can be used to synchronize the schematic and the board, contain the connectivity and property information of the board.

#### **Syntax**

run\_genfeedformat 'YES' | 'NO'

#### **Example**

run\_genfeedformat 'YES'

#### **Corresponding UI Option for Design Entry HDL**

File — Import Physical — Import Physical dialog — Generate Feedback Files check box

**R** Directives

### RUN\_HIERWR\_BEFORE\_PXL

When updating a PCB Editor board with changes in the schematic (*Export — Physical*), if you want Design Entry HDL to validate and regenerate the design logical netlist before generating the physical netlist, set this directive to ON.

When the directive is set to ON, Packager-XL triggers a hier\_write command, that is, it saves the entire design before validating and regenerating the design physical netlist.

Even if Design Entry HDL is not running but Packager-XL is called from another application (e.g., Design Sync), the design logical netlist is validated and regenerated.

If this directive is ON, and you run pxl - proj from the command line, then too Design Entry HDL validates and regenerates the design logical netlist before generating the physical netlist.

**Note:** When Packager-XL is run from the command line, it saves the hierarchy before validating and regenerating the design logical netlist before the physical netlist. However, when you run *Export* — *Physical*, Design Sync saves the hierarchy before Packager-XL runs. As a result, Packager-XL does not save the hierarchy again and the command line syntax or log file contains a <code>-nosavehier</code> argument.

**Note:** Packager-XL will abort operations if there are netlisting errors. This behavior is based on the STOP\_PACKAGE\_ON\_SCHEMATIC\_ERROR directive.

#### **Syntax**

```
run_hierwr_before_pxl 'YES' | 'NO'
```

#### **Example**

run\_hierwr\_before\_pxl 'YES'

#### **Corresponding UI Option for Design Entry HDL**

None

#### See Also

STOP PACKAGE ON SCHEMATIC ERROR

R Directives

### **RUN NETREV**

This directive corresponds to the *Update PCB Editor Board (Netrev)* check box in the Export Physical dialog. If you want to update the PCB Editor board with changes in the schematic when exporting a design, set this directive to 'ON'.

The run\_netrev directive is written to the START\_DESIGNSYNC section with the value 'ON' when the *Update PCB Editor Board (Netrev)* check box is selected in the Export Physical dialog.

The next time the design is packaged, Design Synchronization selects the check box by default when it launches the Export Physical dialog.

#### **Syntax**

run netrev 'ON'|'OFF'

#### **Example**

run netrev 'ON'

#### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Update PCB Editor Board (Netrev) check box

R Directives

### RUN\_PACKAGER

This directive corresponds to the *Package Design* check box in the Export Physical dialog. If you want to update the PCB Editor board with changes in the schematic when exporting a design, set this directive to 'ON'.

The run\_packager directive is written to the START\_DESIGNSYNC section with the value 'ON' when the *Package Design* check box in the Export Physical dialog is selected. Design Synchronization uses this value to remember the last setting with which the dialog was last run.

The next time the design is packaged, Design Synchronization selects the check box by default when it launches the Export Physical dialog.

#### **Syntax**

run packager 'ON'|'OFF'

#### **Example**

run packager 'ON'

#### **Corresponding UI Option for Design Entry HDL**

File — Export Physical — Export Physical dialog — Package Design check box

18

## **S Directives**

This chapter lists the CPM directives that start with  ${\tt S}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

### SCALAR\_PARENTHESIS

This directive enables importing '(' and ')' characters in scalar net names from DE-HDL designs. To enable this behavior, this directive must be added to the site.cpm. This makes System Capture treat net names such as VCC(+) and NET(ABC) as scalar nets. The SCALAR\_PARENTHESIS works with the MULTI\_FORMAT directive.

**Note:** There is no support for '(' and ')' in vector nets in System Capture. For net names such as net(1) or net(0..7), the '(', ')' are replaced with '<', '>' internally, which is existing feature.

#### **Syntax**

SCALAR PARENTHESIS '<value>'

#### **Example**

```
START_CANVAS

SCALAR_PARENTHESIS 'TRUE'

END CANAVS
```

#### **Corresponding UI Option for System Capture**

### SAVEHIER\_READONLY\_MSG\_AS\_INFO

When you run Save Hierarchy in a design, read-only pages are skipped and an error message is displayed with details of the read-only and locked pages.

However, there may be times when you work in a design with referenced blocks rather than copied blocks. In such cases, when you run Save Hierarchy, you may want an information message displayed rather than an error message.

When this directive is set to 'ON', DE-HDL displays an information message, and not an error. The information message provides details of the read-only pages that were skipped.

#### **Syntax**

SAVEHIER READONLY MSG AS INFO 'OFF' | 'ON'

#### **Example**

SAVEHIER READONLY MSG AS INFO 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

## SAVE\_WORKSPACE

Saves window and toolbar settings when you exit Design Entry HDL.

#### **Syntax**

SAVE WORKSPACE 'OFF' | 'ON'

#### **Example**

SAVE\_WORKSPACE 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Save Layout at Exit

## SHOW\_ALL\_BLOCKS\_FOR\_IMPORT

Controls the availability of uninstantiated blocks when importing blocks in System Capture. When enabled in the site.cpm, the import block dialog would show the blocks outside the design hierarchy under a separate node and the blocks can be chosen and imported.

#### **Syntax**

SHOW ALL BLOCKS FOR IMPORT 'YES' | 'NO'

#### **Example**

SHOW ALL BLOCKS FOR IMPORT 'YES'

#### **Corresponding UI Option**

## SCH\_POWER\_GROUP\_WINS\_OVER\_PPT

Use this directive to ignore the POWER\_GROUP property in the .ptf file.

#### **Syntax**

SCH POWER GROUP WINS OVER PPT 'ON' | 'OFF'

#### **Example**

SCH\_POWER\_GROUP\_WINS\_OVER\_PPT 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

## **SCL\_PIN\_PATTERN**

Defines the patterns used for identifying pins as Serial Clock (SCL) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- SDA and SCL pins of ICs incorrectly connected to non-SDA or non-SCL pins
- SDA and SCL pins of ICs not connected to the same set of ICs or connectors

#### **Syntax**

SCL\_PIN\_PATTERN '<pin pattern>'

#### **Example**

SCL\_PIN\_PATTERN 'SCL'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – SCL Pin Patterns

### SDA\_PIN\_PATTERN

Defines the patterns used for identifying pins as Serial Data (SDA) pins.

This directive is used when the following *Connectivity Checks* audit rules are run:

- SDA and SCL pins of ICs incorrectly connected to non-SDA or non-SCL pins
- SDA and SCL pins of ICs not connected to the same set of ICs or connectors

#### **Syntax**

SDA\_PIN\_PATTERN '<pin pattern>'

#### **Example**

SDA\_PIN\_PATTERN 'SDA' 'SDACLK'

#### **Corresponding UI Option in Allegro System Capture**

Design Integrity – Configure – Schematic Audit Settings – Parameters tab – SDA Pin Patterns

## SHOW\_PNN\_SIGNAME

Use to view the winning hierarchical net name in a hierarchical design. To make physical net names visible in Design Entry HDL, set this directive to TRUE. The next time you open the design in Design Entry HDL the property will be displayed with the winning value.

#### **Syntax**

SHOW PNN SIGNAME 'TRUE' | 'FALSE'

#### **Example**

SHOW PNN SIGNAME 'TRUE'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools - Options - Design Entry HDL Options dialog box - General tab- Show Physical Net Name

# SHOW\_POWER\_SIGNAL\_NAMES\_FOR\_NEW\_CONNECT IONS

Controls if signal names on wires are added or displayed automatically when the wires are connected to power sources in various scenarios. This directive is set to TRUE by default

#### **Syntax**

SHOW POWER SIGNAL NAMES FOR NEW CONNECTIONS 'TRUE' | 'FALSE'

#### **Example**

SHOW\_POWER\_SIGNAL\_NAMES\_FOR\_NEW\_CONNECTIONS 'TRUE' | 'FALSE'

#### **Corresponding UI Option for Allegro System Capture**

Edit — Preferences — Schematic — General — Show power signal names for new wire connections

- SHOW POWER SIGNAL NAMES FOR NEW CONNECTIONS
- IGNORE HIDDEN SCALAR SIGNAL NAMES WHEN PASTING
- IGNORE HIDDEN UNNAMED SCALAR SIGNAL NAMES WHEN PASTING

## SHOW\_PROPERTIES

Temporarily makes invisible cross-references visible on the schematic.

#### **Syntax**

SHOW PROPERTIES 'ON' | 'OFF'

#### **Example**

SHOW\_PROPERTIES 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

## SHOW\_VARIANT\_COLORS

When set to 'ON', this directive enables the variant color setup options. You can use these options to define how you want to view variant schematics.

#### **Syntax**

SHOW VARIANT COLORS 'ON' | 'OFF'

#### **Example**

SHOW VARIANT COLORS 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

S Directives

### SHOW\_XNET\_STATUS

When set to 'ON', all the components that have XNets on their pins are marked with a blue arrow and all the components that do not have XNets on their pins are marked with a blue cross sign. This indication is displayed on components that are 2-pin discrete devices and are electrical parts.

#### **Syntax**

SHOW XNET STATUS 'ON' | 'OFF'

The default value is OFF.

#### **Example**

SHOW\_XNET\_STATUS 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

- Edit Component Show XNets Status (If Windows mode is enabled)
- Component Show XNets Status (If Windows mode is disabled)

- XNET ABSENT COLOR
- XNET\_EXISTS\_COLOR

### SMART\_PDF\_LINE\_WIDTH\_FACTOR

Controls the thickness of the lines of design elements, such as nets, page borders, auto shapes, and so on, in the PDF generated from Allegro System Capture designs using the Smart PDF option. The width can be 1 through 10 PDF units. The default value is 10. To have lines with the same thickness as that on the canvas, set the value to 10.

#### **Syntax**

SMART PDF LINE WIDTH FACTOR '<value>'

#### **Example**

SMART PDF LINE WIDTH FACTOR '10'

#### **Corresponding UI Option for Allegro Design Entry HDL**

## SORT\_ROWS\_ON\_ATTRFORM\_LAUNCH

Prior to 16.6 QIR 9, properties in the Attributes dialog were displayed in a random order. Post 16.6 QIR 9, attribute form properties are sorted in alphanumeric order.

If you want to revert to the previous behavior, use this directive.

#### **Syntax**

SORT ROWS ON ATTRFORM LAUNCH 'ON' | 'OFF'

#### **Example**

SORT\_ROWS\_ON\_ATTRFORM\_LAUNCH 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

S Directives

## **STICKY**

Deletes a default property (dangling property) from a schematic when the property has been deleted from a symbol drawing.

#### **Syntax**

STICKY 'OFF' | 'ON'

#### **Example**

STICKY 'OFF'

#### **Corresponding UI Option for Allegro Design Entry HDL**

## SYMBOL\_COLOR

Changes the default symbol/body color.

#### **Syntax**

```
SYMBOL_COLOR
'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'
WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

#### **Example**

SYMBOL COLOR 'GREEN'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Symbol

- ARC COLOR
- BACKGROUND COLOR
- DOT\_COLOR
- HIGHLIGHT COLOR
- WIRE COLOR

## SYMBOL\_DOT\_RADIUS

Adjusts the diameter of dots at wire connections in symbol drawings.

#### **Syntax**

```
SYMBOL DOT RADIUS '<value>'
```

The valid values range from 1 to 40. For any value greater than 40, DE-HDL retains the last valid value set by the user.

#### **Example**

```
SYMBOL DOT RADIUS '13'
```

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Dots — Symbol Dot Radius

#### See Also

**LOGIC DOT RADIUS** 

S Directives

### SYMBOL\_GRID\_MULTIPLE

Displays every nth grid line to define where objects can be placed so that pins do not fall offgrid. This ensures the correct connectivity of wires and symbols.

#### **Syntax**

```
symbol_grid_multiple '<value>'
where

value any positive number.
```

#### **Example**

SYMBOL GRID MULTIPLE '5'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Symbol Grid— Multiple

- LOGIC GRID MULTIPLE
- DOC GRID MULTIPLE
- SYMBOL GRID SIZE
- SYMBOL\_GRID\_TOGGLE
- SYMBOL GRID TYPE

S Directives

## SYMBOL\_GRID\_SIZE

Adjusts the symbol grid size to be smaller or larger.

#### **Syntax**

```
SYMBOL_GRID_SIZE '<value>'
where
```

value

any number greater than 0.002.

#### **Example**

SYMBOL GRID SIZE '0.050'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Symbol Grid— Size

- SYMBOL GRID MULTIPLE
- SYMBOL\_GRID\_TOGGLE
- SYMBOL GRID TYPE

S Directives

## SYMBOL\_GRID\_TOGGLE

Displays or hides the grid.

#### **Syntax**

SYMBOL GRID TOGGLE 'ON' | 'OFF'

#### **Example**

SYMBOL\_GRID\_TOGGLE 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Symbol Grid — TOGGLE

- SYMBOL GRID MULTIPLE
- <u>SYMBOL\_GRID\_SIZE</u>
- SYMBOL\_GRID\_TYPE
- LOGIC GRID TOGGLE
- DOC GRID TOGGLE

S Directives

## SYMBOL\_GRID\_TYPE

Displays the grid as dots or dashed Lines.

#### **Syntax**

SYMBOL GRID\_TYPE 'LINE'|'DOT'

#### **Example**

SYMBOL\_GRID\_TYPE 'LINE'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Grid page — Show Symbol Grid — Type

- SYMBOL GRID MULTIPLE
- SYMBOL\_GRID\_SIZE
- SYMBOL\_GRID\_TOGGLE
- LOGIC GRID TYPE

S Directives

## SYNC\_ON\_PAGE\_EDIT

Checks for differences between the schematic and library cells every time you move from one page to another in a design.

#### **Syntax**

SYNC ON PAGE EDIT 'ON' | 'OFF'

#### **Example**

SYNC ON PAGE EDIT 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Metadata Options page — Schematic Metadata and Revision Check Options — Launch Component Revision Manager on Page Edit

- GENERATE\_SCH\_METADATA
- SYNC ON STARTUP

## SYNC\_ON\_STARTUP

Checks for differences between the schematic and library cells when you open a design in Design Entry HDL. By default, the ability to check for differences between the schematic and library cells is set to off.

#### **Syntax**

SYNC ON PAGE EDIT 'ON' | 'OFF'

#### **Example**

SYNC ON PAGE EDIT 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Metadata Options page — Schematic Metadata and Revision Check Options — Launch Component Revision Manager

- GENERATE SCH METADATA
- SYNC ON PAGE EDIT

#### SETCONCEPTFONT

Allows you to map the default DE-HDL font, ConceptFont, with any font of your choice.

If you use ConceptFont in your schematic design, by default, DE-HDL prints PDFs using the Courier New font and embeds it in the PDF document.

Depending on the size of the text in the schematic, there can be times when the text bounding boxes, such as the signal name (sig\_name), overlap. This can make it difficult to search for specific text in the PDF.

In such cases, you can do the following:

- Reduce the text font size so that the text bounding boxes are smaller.
- Use the PDFFont directive.
- Use this directive and map a font that matches well with ConceptFont.

#### **Syntax**

SETCONCEPTFONT '<Font of your choice>'

#### **Example**

SETCONCEPTFONT 'Arial'

#### **Corresponding UI Option for Design Entry HDL**

None

See Also

**PDFFont** 

## SCH\_XR\_FORMAT\_IN\_REPORTS

Defines whether the XR formatting specified for generation of XRs (with/without zone, with/without arrows) will be applicable in creferHDL reports.

#### Value

SCH\_XR\_FORMAT\_IN\_REPORTS 'ON'|'OFF'

#### **Example**

SCH\_XR\_FORMAT\_IN\_REPORTS 'OFF'

### **SPREADSHEET**

Creates the output file in the spreadsheet format, which can be imported in an application such as MS Excel.

#### **Value**

SPREADSHEET 'ON' | 'OFF'

#### **Example**

SPREADSHEET 'ON'

#### **Corresponding UI Option for Project Manager**

Tools — Packager Utilities — Bill of Materials — BOM-HDL dialog box — Report Format — Spreadsheet Format option button

### SD\_SUFFIX\_SEPARATOR

The SD\_SUFFIX\_SEPARATOR directive is used to assign new reference designators. In case you reuse a design, Packager-XL assigns new reference designators for all reuse modules and updates their names. For example, if there is an instance of a reuse module named u1, then Packager-XL updates it to u1\_1. By default, the character "\_" is used in assigning new reference designators. The SD\_SUFFIX\_SEPARATOR directive is used to define a different character for renaming reference designators for reuse modules.

The SD\_SUFFIX\_SEPARATOR directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

#### **Syntax**

```
SD_SUFFIX_SEPARATOR '<character_name>'
where
```

character\_name is the new suffix for renaming reference designators. Its value should follow the same rules as used for naming the location property.

**Note:** If you use a blank space or an exclamation mark (!) instead of the default separator (\_), then Packager-XL will ignore the character and retain the default separator.

#### **Example**

Assume that you have an instance of reuse module named  ${\tt U1}$ . If you now define the following directive:

```
SD_SUFFIX SEPARATOR '#'
```

then after packaging, the instance is assigned the reference designator U#1 instead of U1\_1.

#### Corresponding UI Option for Allegro System Capture

S Directives

**Corresponding UI Option for Packager-XL** 

None

**Corresponding UI Option for System Connectivity Manager** 

### STATE\_WINS\_OVER\_DESIGN

This directive specifies that the property values in the state file override those found in the schematic. You should set this directive to "all" after you have run Packager-XL in the feedback mode.

If your design is hierarchical or has sized parts, you might not be able to backannotate all feedback data to the schematic. As a result, there can be conflicting property values in the schematic and the state file. In such cases, you should use the STATE\_WINS\_OVER\_DESIGN directive to preserve the feedback data in the state file.

For example, if in an instance 1P, the design has the LOCATION property with the value of U1, and the state file has the LOCATION property with a value of U5, the state file value of U5 is used.

#### **Syntax**

```
STATE_WINS_OVER_DESIGN all| property [, property] ...;
```

all	Retains all property values in the state file
property	Represents a property in the schematic.

The default is *none*. Packager-XL updates the state file with the value from the schematic.

#### **Example**

```
STATE WINS OVER DESIGN all;
```

You need to be aware of the effect of the STATE\_WINS\_OVER\_DESIGN directive when making changes to packaging assignments in the schematic.

In general, STATE\_WINS\_OVER\_DESIGN should always be set to all and you should backannotate your schematic after each Packager-XL run. The following example illustrates this.

Instances 1P and 2P on the schematic have LOCATION=U1. The design is packaged and transferred to the layout where the LOCATION U1 is changed to U99.

The layout is fed back and the packager state file now has LOCATION=U99 for 1P and 2P. You now want to change the LOCATION for 2P to U98 by editing the schematic. You want the other assignments to maintain the packaging in the layout (that is, instance 1P should have LOCATION=U99).

#### Two scenarios are possible:

- You first backannotate the schematic by running the Design Entry Backannotate command with the pstback.dat file. You then edit the schematic and change the LOCATION on 2P to U98.
- You skip the backannotation and simply edit the schematic and change the LOCATION on 2P to U98.

In both cases, you then run Packager-XL with STATE\_WINS\_OVER\_DESIGN 'OFF' to pick up the schematic change to 2P. If you look at the resulting packaging, the schematic change to LOCATION=U98 on 2P is included correctly in both cases. However, the LOCATION value for 1P is U99 in the first case and U1 in the second case. This is because you did not backannotate in the second case. The old packaging information in the schematic took precedence over the value in the state file (probably not what you intended).

# STATE\_WINS\_OVER\_LAYOUT

This directive specifies whether the feedback properties from the layout system override property values in the state file. However, if there is no value for the directive in the state file, the feedback value is used.

The STATE\_WINS\_OVER\_LAYOUT directive applies only when feedback is allowed, and has no effect when the NO\_FEEDBACK directive is used.

#### **Syntax**

```
STATE_WINS_OVER_LAYOUT all|property~
[,property] ...;
```

all	Retains all property values in the state file.
property	Represents a property in the schematic.

The default value of the STATE\_WINS\_OVER\_LAYOUT directive is *none*. That is, feedback properties are retained in the state file.

### **Example**

STATE WINS OVER LAYOUT all;

## STOP\_PACKAGE\_ON\_SCHEMATIC\_ERROR

When this directive is set to 'ON', it stops Packager-XL (Export Physical) from proceeding if it finds graphical errors in the schematic. The default value of the stop\_package\_on\_schematic\_error directive is OFF.

### **Syntax**

stop\_package\_on\_schematic\_error 'ON' | 'OFF'

### STOP\_PST\_GEN\_ON\_PTF\_MISMATCH

This directive specifies whether pst\* files will be generated in case of a PTF (part table file) mismatch. When you set the value of this directive to 'ON', the pst\* files will not be generated if:

- The key properties of a part instance on the schematic do not match the values in the PTF.
- The PTFs are in the specified directory path, but the part is added in logical mode.

The default value of the STOP\_PST\_GEN\_ON\_PTF\_MISMATCH directive is ON.

#### **Syntax**

STOP\_PST\_GEN\_ON\_PTF\_MISMATCH 'ON' | 'OFF'

#### **Example**

STOP\_PST\_GEN\_ON\_PTF\_MISMATCH 'ON'

#### See also

PTF\_MISMATCH\_EXCLUDE\_INJ\_PROP

S Directives

## STRICT\_PACKAGE\_PROP

The STRICT\_PACKAGE\_PROP directive is used in Allegro System Capture and Packager-XL. This directive specifies that the instances with package properties cannot be packaged together with the instances without package properties.

The STRICT\_PACKAGE\_PROP directive works with the PACKAGE\_PROP directive to further restrict packaging of schematic instances. Packager-XL does not package together any instances that have different values for the same package property. However, if spare slots are available, instances without package properties can be added. Packager-XL does not display any warnings or error messages if properties are overloaded or assigned to too many instances.

The STRICT\_PACKAGE\_PROP directive is specified in the START\_PKGRXL...END\_PKGRXL and START\_CANVAS...END\_CANVAS sections. Packager-XL reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the

directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

### **Syntax**

```
STRICT_PACKAGE_PROP property [,property] ...;
where
```

property	is a property in the schematic.
----------	---------------------------------

The default value for the STRICT\_PACKAGE\_PROP directive is none.

#### **Example**

STRICT\_PACKAGE\_PROP group subdesign\_suffix;

#### Corresponding UI Option for Allegro System Capture

None

#### Corresponding UI Option for Design Entry HDL

## **SUPPRESS**

This directive is used to suppress specific warning messages.

### **Syntax**

```
SUPPRESS number [, number ]...;
```

number	Specifies message numbers for specific warnings.
--------	--

The default option for this directive is blank.

### **Example**

SUPPRESS 1032;

### SD\_PREFIX\_SEPARATOR

The SD\_PREFIX\_SEPARATOR directive is used in Allegro System Capture and System Connectivity Manager. You can set this directive if you want a different character to be used other than the default character underscore (\_), as a prefix separator for reference designators of components in blocks.

For example, add a block named MEMORY, which has a component with the reference designator U1 and add A as the prefix to the reference designator. In this case, System Connectivity Manager automatically updates the reference designator of the component in the block as A\_U1. If you specify a hyphen ( - ) as a value of this directive, the reference designator is updated as A-U1 instead of A\_U1.

The SD\_PREFIX\_SEPARATOR directive is specified in the START\_DESIGNSTUDIO...END\_DESIGNSTUDIO and START\_CANVAS...END\_CANVAS sections. System Connectivity reads the directive value from the START\_PKGRXL...END\_PKGRXL section when launched from Design Entry HDL or System Connectivity Manager and reads the directive value from the START\_CANVAS...END\_CANVAS section when launched from Allegro System Capture.

### **Syntax**

```
SD_PREFIX_SEPARATOR '<character>'
    where
```

character is the prefix for renaming reference designators

Valid characters are: plus (+), underscore (\_), hyphen (-), equals (=). If you do not want a prefix separator, you can specify an empty string ' '. An empty string as a directive value can only be specified in the . cpm file; it cannot be specified in the user interface.

**Note:** If you use a blank space or an exclamation mark (!) instead of the default separator underscore ( \_ ), System Connectivity Manager will ignore it and retain the default separator.

### **Example**

```
SD PREFIX SEPARATOR ''
```

After packaging, the reference designator is updated as AU1 instead of A\_U1.

S Directives

### **Corresponding UI Option for Allegro System Capture**

None

### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Packager — Block Prefix Separator

S Directives

## SHOW\_ANALYZE\_DIALOG

Use this directive to specify if the Analyze dialog box is to be displayed when you perform a Global Replace operation.

#### **Syntax**

show analyze dialog 'TRUE' | 'FALSE'

#### **Example**

show analyze dialog 'TRUE'

#### **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Component Replace — Don't Show this dialog again, if everything is successful

#### See Also

- PRESERVE BYPASS
- PRESERVE\_CONN
- PRESERVE PINPAIR
- PRESERVE PWRGRP
- PRESERVE\_REFDES
- PRESERVE TERMINATION
- PRESERVE USERPROP

## SUPPORTLIBRARYDEFINEDDIFFPAIR

Use this directive to specify if library defined-differential pairs are supported in System Connectivity Manager.

### **Syntax**

SupportLibraryDefinedDiffPair <value>

The valid values are: ON or OFF; 0 or 1

### **Example**

SupportLibraryDefinedDiffPair '1'

**Corresponding UI Option for System Connectivity Manager** 

## Symbol\_Length

The Symbol\_Length directive specifies in grid units the minimum length of the default symbol created using the *Generate Symbol(s)* option.

### **Syntax**

```
Symbol Length '<value>'
```

### **Example**

Symbol Length '10'

### **Corresponding UI Option for Part Developer**

Height field in the Minimum Size (In Grid Units) group box on Tools -Setup - Symbol

# Symbol\_OutLine

The Symbol\_OutLine directive specifies if the outline of the symbol created using Generate Symbol(s) should be thin or thick.

### **Syntax**

```
Symbol OutLine '<line style>'
```

The following line styles are supported:

- Thin
- Thick

#### **Example**

Symbol OutLine 'Thin'

### **Corresponding UI Option for Part Developer**

Symbol Outline list box on Tools - Setup - Symbol

# Symbol\_PinShape\_Dot\_Size

The Symbol\_PinShape\_Dot\_Size directive defines the size of the circle in Line-Dot and Line-Dot-Clock pin shapes.

### **Syntax**

Symbol PinShape Dot Size '<value>'

### **Example**

Symbol PinShape Dot Size '26'

### **Corresponding UI Option for Part Developer**

# Symbol\_Pintext\_LeftRight\_XOffset

The Symbol\_Pintext\_LeftRight\_XOffset directive defines the default placement of pin text for left and right pins on the x axis.

### **Syntax**

Symbol Pintext LeftRight XOffset '<value>'

### **Example**

Symbol\_Pintext\_LeftRight\_XOffset '10'

### **Corresponding UI Option for Part Developer**

# Symbol\_Pintext\_LeftRight\_YOffset

The Symbol\_Pintext\_LeftRight\_YOffset directive defines the default placement of pin text for left and right pins on the y axis.

### **Syntax**

Symbol Pintext LeftRight YOffset '<value>'

### **Example**

Symbol\_Pintext\_LeftRight\_YOffset '0'

### **Corresponding UI Option for Part Developer**

## Symbol\_Pintext\_TopBottom\_XOffset

The Symbol\_Pintext\_TopBottom\_XOffset directive defines the default placement of pin text for top and bottom pins on the x axis.

### **Syntax**

Symbol Pintext TopBottom XOffset '<value>'

### **Example**

Symbol\_Pintext\_TopBottom\_XOffset '0'

### **Corresponding UI Option for Part Developer**

## Symbol\_Pintext\_TopBottom\_YOffset

The Symbol\_Pintext\_TopBottom\_YOffset directive defines the default placement of pin text for top and bottom pins on the y axis.

### **Syntax**

Symbol Pintext TopBottom YOffset '<value>'

### **Example**

Symbol\_Pintext\_TopBottom\_YOffset '10'

### **Corresponding UI Option for Part Developer**

## Symbol\_PN\_LeftRight\_XOffset

The Symbol\_PN\_LeftRight\_XOffset directive defines the offset of the \$PN property associated with left and right pins from the connection point on the x axis The \$PN property is moved on the x axis toward the symbol boundary. Therefore, for left pins, \$PN moves right and for right pins, \$PN moves left.

#### **Syntax**

Symbol PN LeftRight XOffset '<value>'

#### **Example**

Symbol PN LeftRight XOffset '0'

### **Corresponding UI Option for Part Developer**

## Symbol\_PN\_LeftRight\_YOffset

The Symbol\_PN\_LeftRight\_YOffset directive defines the offset of the \$PN property associated with left and right pins from the connection point in the positive direction on the y axis.

#### **Syntax**

Symbol PN LeftRight YOffset '<value>'

#### **Example**

Symbol PN LeftRight YOffset '0'

#### **Corresponding UI Option for Part Developer**

## Symbol\_PN\_TopBottom\_XOffset

The Symbol\_PN\_TopBottom\_XOffset directive defines the offset of the \$PN property associated with top and bottom pins from the connection point in the negative direction on the x axis.

#### **Syntax**

Symbol PN TopBottom XOffset '<value>'

#### **Example**

Symbol PN TopBottom XOffset '0'

#### **Corresponding UI Option for Part Developer**

## Symbol\_PN\_TopBottom\_YOffset

The Symbol\_PN\_TopBottom\_YOffset directive defines the offset of the \$PN property associated with top and bottom pins from the connection point on the y axis. The \$PN property is moved on the y axis toward the symbol boundary. Therefore, for top pins, \$PN moves downward and for bottom pins, \$PN moves upward.

### **Syntax**

Symbol PN TopBottom YOffset '<value>'

#### **Example**

Symbol\_PN\_TopBottom\_YOffset '0'

### **Corresponding UI Option for Part Developer**

## Symbol\_SymSheetSize

The Symbol\_SymSheetSize directive specifies the default sheet size of symbols.

### **Syntax**

Symbol SymSheetSize '<A>'

### **Example**

Symbol SymSheetSize 'A'

#### **Corresponding UI Option for Part Developer**

Sheet Size list box on Tools - Setup - Symbol

## Symbol\_Units

The Symbol\_Units directive specifies the default unit to be used for symbol settings.

### **Syntax**

```
Symbol Units '<unit>'
```

The following units are supported:

- Inches
- Fractions
- Metrics

#### **Example**

```
Symbol Units 'Inches'
```

#### **Corresponding UI Option for Part Developer**

System Unit list box on Tools - Setup - Symbol

## Symbol\_Width

The Symbol\_Width directive specifies in grid units the minimum width of the default symbol created using Generate Symbol(s).

### **Syntax**

Symbol Width '<value>'

### **Example**


Symbol Width '10'

### **Corresponding UI Option for Part Developer**

Width field in the Minimum Size (In Grid Units) group box on Tools - Setup - Symbol

## Search\_Attr\_Name

Defines all the search attributes that should be present in the *Attributes* tab of Part Information Manager. The attributes appear in the order as they are set up, and follow the same order in the search criteria drop-down box.



This directive is applicable only to the cache mode.

#### Syntax

```
Search_Attr_Name '<attribute 1>' '<attribute 2>' '<attribute 3>' ... ... '<attribute N>'
```

### Example

```
Search_Attr_Name 'DESCRIPTION' 'VALUE' 'TOL' 'CURRENT' 'JEDEC_TYPE' 'PART_NUMBER' 'POWER' 'COLOR' 'TYPE' 'TEMPERATURE' 'SPEED' 'VENDOR' 'ORIENTATION' 'ALT_SYMBOLS' 'PRICE' 'AREA' 'HEIGHT' 'PIN_COUNT' 'STATUS' 'PACK_TYPE'
```

### Corresponding UI Option

Configuration - Setup - Search Options

## Search\_Attr\_Type


Defines the data type, string or numeric, for each of the search attributes defined under the *Attributes* tab. The attribute types are listed in the order the attributes are listed in the Search\_Attr\_Name directive.

#### **Syntax**

```
Search Attr Type '<type 1>' '<type 2>' '<type 3>' ... ... '<type N>'
```

#### Example

```
Search_Attr_Type 'String' 'Numeric' 'Numeric' 'Numeric' 'String' 'String' 'Numeric' 'String' 'String' 'String' 'Numeric' 'Numeric' 'Numeric' 'Numeric' 'String' 'String'
```



This directive is applicable only to the cache mode.

### Corresponding UI Option

Configuration - Setup - Search Options

# Search\_Result\_Type

Defines if metadata or PTF should be shown in the search results. The absence of this directive in the .cpm file means that the PTF will be displayed.

### **Syntax**

Search Result Type 'metadata'

### Example

Search Result Type 'metadata'

### **Corresponding UI Option**

Configuration - Setup - Show Metadata

## Search\_Tab\_Order

Controls the order in which the Relations, Properties, and Attributes nodes are displayed in the right panel when any entry is selected in the left tree.

### Syntax

```
Search Tab Order '<node 1>' '<node 2>' '<node 3>'
```

### Example

```
Search_Tab_Order 'Relations' 'Properties' 'Attributes'
```


### **Corresponding UI Option**

Configuration - Setup - Search - Search Tab Order

S Directives

# Search\_Tolerance

Defines the search tolerance limit for search results.



This directive is applicable only to the database mode.

### **Syntax**

Search\_Tolerance 'value'

### Example

Search\_Tolerance '21'

#### Corresponding UI Option

Configuration - Setup - Search - Tolerance

## Search\_Tree\_Order

Lists the order of the tree nodes (Browse Libraries, Libraries, and Classifications) that appear in the left pane.

### Syntax

Search\_Tree\_Order '<node 1>' 'Libraries' 'Classifications'

#### Example

Search\_Tree\_Order 'Browse Libraries' 'Libraries' 'Classifications'

### **Corresponding UI Option**

Configuration - Setup - General Configuration

S Directives

# Show\_Cell

Defines whether the name of the cell appears beside the Part Name column in the search results pane.

#### **Syntax**

```
Show Cell 'True' | 'False'
```

### Example

Show\_Cell 'True'

### **Corresponding UI Option**

Configuration - Setup - Search - Show Cell

S Directives

# Show\_Library

Defines whether the name of the library appears beside the Part Name column in the search results pane.

#### **Syntax**

```
Show Library 'True' | 'False'
```

### Example

Show\_Library 'False'

### **Corresponding UI Option**

Configuration - Setup - Search - Show Library

S Directives

# Single\_Click\_Details

Defines whether the *Details* tab appears on single-clicking a PTF row in the Search Results pane in Part Information Manager.

#### **Syntax**

```
Single Click Details 'True' | 'False'
```

### Example

Single\_Click\_Details 'True'


### **Corresponding UI Option**

Configuration - Setup - Details - Details on Single Click

## sync\_properties

Specifies a preference for a key or injected property to decide which mismatched part should be auto-fixed.

For example, in the following figure, there is a mismatch in Key2:



Assume that the value of the <code>sync\_properties</code> directive is <code>key1</code>, and in the reference PTF row, the value for <code>key2</code> has changed from 5% to 7%. In this case, Library Revision Manager displays the row as <code>Autofixable</code> in the <code>Cell/Block Details</code> pane, and displays a grid if you select the <code>Show Differences</code> pop-up menu option.

#### Syntax

sync properties '<property 1> <property 2> <property 3> <property 4>'

#### Example

sync\_properties '<KEY1> <KEY2> <INJ1> <INJ2>'

#### See Also

auto update minor ptf

auto fix ptf

## SAVE\_TCL\_IN\_PROJECT

Set this directive to TRUE if you want the TCL Journal file to be saved in the project's temporary directory.

### **Syntax**

SAVE TCL IN PROJECT 'TRUE' | 'FALSE'

The default value is TRUE.

### **Example**

SAVE TCL IN PROJECT 'TRUE'

## SDA\_CAPTURE\_SPECIAL\_LIB

Specify the name of the library that contains special parts to be used for the OrCAD Capture Library flow.

### **Syntax**

### **Example**

```
SDA CAPTURE SPECIAL LIB 'orcadlib'
```

S Directives

# STUB\_LENGTH

Defines the default length of the wire stubs drawn using the *Draw Stub* menu command or the *drawStubs* Tcl command.

### **Syntax**

```
STUB LENGTH '<value>'
```

value

Indicates the length of a wire stub in grid units. The default value is 10.

### **Example**

STUB LENGTH 'YES'

# Allegro Front-End CPM Directive Reference Guide S Directives

# SHOW\_UNCONNECTED\_PINS

Toggles between showing and hiding unconnected pins on components.

### **Syntax**

SHOW UNCONNECTED PINS 'ON' | 'OFF'

### **Example**

SHOW UNCONNECTED PINS 'ON'

S Directives

# SHOW\_NET\_HOTSPOTS

Set this directive to 1 to enable the display of an indicator or hotspot on unconnected nets.

### **Syntax**

SHOW NET HOTSPOTS '0'|'1'

Disable the display of an indicator or hotspot on unconnected

nets.

This is the default value.

Enable the display of an indicator or hotspot on unconnected

nets.

### **Example**

SHOW NET HOTSPOTS '0'

# Allegro Front-End CPM Directive Reference Guide S Directives

# SHOW\_NET\_NAME\_DIALOG

Toggles between showing and hiding the net name dialog at the top-left corner of the page while a wire or a bus is being drawn on the canvas.

### **Syntax**

SHOW NET NAME DIALOG 'ON' | 'OFF'

YES Display the net name dialog. This is the default value.

NO Hides the net name dialog.

### **Example**

SHOW\_NET\_NAME\_DIALOG 'ON'

# Allegro Front-End CPM Directive Reference Guide S Directives

## SHOW\_PART\_MANAGER\_ON\_START

When this directive is set to TRUE, Part Manager automatically compares and displays the differences between design cache and reference libraries when design is loaded so that you can review the differences.

### **Syntax**

SHOW PART MANAGER ON START 'TRUE' | 'FALSE'

The default value is FALSE.

#### **Example**

SHOW PART MANAGER ON START 'FALSE'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Component - Run Part Manager on Project Load

# Allegro Front-End CPM Directive Reference Guide S Directives

19

# **T Directives**

This chapter lists the CPM directives that start with  ${\mathbb T}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

T Directives

# TAP\_SYMBOL

Specifies the tap symbol to be used in a schematic

### **Syntax**

TAP SYMBOL '<tap symbol>'

### **Example**

TAP\_SYMBOL 'CTAP'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Wires — Tap Symbol

# Allegro Front-End CPM Directive Reference Guide T Directives

# TESTPAD\_FOOTPRINT\_NAME\_PATTERN

Defines the footprint patterns to identify components as test pads. If test pads are not connected to user-defined named nets, a violation is reported.

This directive is used for the following *Mechanical Checks* audit rules:

- Test pads not connected to a net having user-defined name
- Test pads not present

#### **Syntax**

TESTPAD\_FOOTPRINT\_NAME\_PATTERN '<pattern>'

#### **Example**

TESTPAD\_FOOTPRINT\_NAME\_PATTERN 'PCB\_TPAD'

### **Corresponding UI Option in Allegro System Capture**

Design Integrity - Configure - Schematic Audit Settings - Rule

T Directives

## TEXT\_EDITOR

Specifies the text editor that Design Entry HDL and Allegro System Capture open for certain functions.

For Allegro System Capture:

- Place this directive in the Canvas section
- Ensure that the editor supports blocking mode

That is, when the editor is launched in the foreground, it blocks the current process, and System Capture waits for the process to complete. For example, to launch Notepad++ in blocking mode, pass the -nosession parameter in the command line, as shown in the example.

#### **Syntax**

```
TEXT_EDITOR '<path>\\<application> | -<blocking_parameter>| '
where,
```

application The absolute path of the application to launch

blocking\_parameter The argument for forcing System Capture to wait

#### **Examples**

System Capture

```
START_CANVAS

text_editor '"C:\\Program Files\\Notepad++\\notepad++.exe" -
nosession'
```

Remember to use the escape character for the backslash.

DE-HDL

```
TEXT_EDITOR 'notepad'
```

T Directives

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Text — Text Change Editor

### **Corresponding UI Option for Allegro System Capture**

None

T Directives

# **TEXT\_JUSTIFICATION**

Justifies text Left, Center, or Right.

#### **Syntax**

TEXT JUSTIFICATION 'LEFT' | 'RIGHT' | 'CENTER'

### **Example**

TEXT\_JUSTIFICATION 'LEFT'

### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Text page — Text — Justification

#### See Also

**TEXT SIZE** 

T Directives

# TEXT\_SIZE

Specifies the size of text (property name, property value, signal name, URL, or note) in the plotted schematic.

### **Syntax**

```
TEXT_SIZE '<value>'
where
```

value

any number greater than 0.002. The default value is 0.082 inches.

#### **Example**

```
TEXT SIZE '1.000'
```

#### Corresponding UI Option for Allegro Design Entry HDL

Tools — Options — Design Entry HDL Options dialog box — Text page — Text — Size

#### See Also

**TEXT JUSTIFICATION** 

T Directives

# TOC\_AUTO\_SAVE

Automatically updates the Table of Contents (TOC) of an Allegro System Capture design when it is saved. Set this variable to TRUE in the canvas section of the cpm file or the site cpm file. This directive eliminates the need to manually refresh the TOC by right-clicking the TOC and choosing *Re-evaluate TOC*.

### **Syntax**

TOC\_AUTO\_SAVE 'TRUE' | 'FALSE'

### **Example**

TOC\_AUTO\_SAVE 'TRUE'

T Directives

# TOC\_DISPLAY\_SHEET\_RANGE

Displays a page range in the Table of Contents (TOC) of a design. Setting this variable to ON is useful in designs which have multiple rows of sheets with the same page title. Instead of having multiple entries for such rows in the TOC, you can show such entries in a single row with the sheet numbers as a range in the Sheet Number column.

### **Syntax**

TOC DISPLAY SHEET RANGE 'ON' | 'OFF'

### **Example**

TOC DISPLAY SHEET RANGE 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

TOC\_ROW\_SPACING\_MULTIPLIER

# Allegro Front-End CPM Directive Reference Guide T Directives

# TOC\_ROW\_SPACING\_MULTIPLIER

Controls the line spacing between rows of the Table of Contents of a design.

### **Syntax**

TOC ROW SPACING MULTIPLIER '<value>'

#### **Example**

TOC\_ROW\_SPACING\_MULTIPLIER '1'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

TOC\_DISPLAY\_SHEET\_RANGE

T Directives

# TOC\_PAGE\_DEFAULT\_SIZE

This directive defines the page border to be used for the TOC page. This page border can be different from the page border being used for schematic sheets.

### **Syntax**

TOC PAGE DEFAULT SIZE 'A'|'B'|'C'|'D'|'E'

Following table describes the dimensions of the available pages:

A	Height: 7.2 inches
	Width: 9.7 inches
В	Height: 9.2 inches
	Width: 15.2 inches
C	Height: 15.2 inches
	Width: 20.2 inches
D	Height: 32.2 inches
	Width: 20.2 inches

Height: 42.2 inches Width: 32.7 inches

### **Example**

E

TOC\_PAGE\_DEFAULT\_SIZE 'C'

T Directives

# TABLE\_ALTERNATE\_FILL\_COLOR

Sets the fill color of alternate rows of tables.

#### **Syntax**

TABLE ALTERNATE FILL COLOR '<fill color>'

Where

fill\_color The default fill color for alternate rows of tables. The value

can be specified as a hex color code or the name of the

color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#D2DDEF'.

#### **Examples**

TABLE ALTERNATE FILL COLOR '#D2DDEF'

T Directives

# TABLE\_FILL\_COLOR

Sets the default fill color of alternate rows of tables.

**Note:** This directive sets default fill color of alternate rows other than the row colors filed by the TABLE\_ALTERNATE\_FILL\_COLOR directive.

### **Syntax**

```
TABLE_FILL_COLOR '<fill_color>'
```

Where

fill\_color

The default fill color of alternate rows of the tables. The value can be specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to represent red.

The default value is '#E8EFF7'.

#### **Examples**

TABLE FILL COLOR '#E8EFF7'

T Directives

# TABLE\_FILL\_STYLE

Sets the style that is used to fill table rows.

### **Syntax**

```
TABLE_FILL_STYLE '<fill_style>'
Where
```

fill\_style

The default fill style for table rows.

Valid values: none (default), solid.

### **Examples**

```
TABLE_FILL_STYLE 'none'
TABLE_FILL_STYLE 'solid'
```

T Directives

# TABLE\_HEADER\_FILL\_COLOR

Sets the default fill color of header rows of the tables.

#### **Syntax**

TABLE HEADER FILL COLOR '<fill color>'

Where

fill\_color The default fill color of header rows of the tables. The value

can be specified as a hex color code or the name of the

color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#5998D2' (Blue).

#### **Examples**

TABLE HEADER FILL COLOR '#5998D2'

T Directives

# TABLE\_LINE\_CAP\_STYLE

A line cap style defines the ending of a line. This directive defines the line cap style for tables.

#### **Syntax**

```
TABLE_LINE_CAP_STYLE '<cap_style>'
Where
```

cap\_style

The default line cap style for tables.

Valid values: round-cap (default), square-cap,

 ${\tt diamond-cap, arrowhead-cap.}$ 

### **Examples**

```
TABLE_LINE_CAP_STYLE 'round-cap'
TABLE LINE CAP STYLE 'diamond-cap'
```

T Directives

# TABLE\_LINE\_COLOR

Sets the line color for tables.

### **Syntax**

TABLE LINE COLOR '<line color>'

Where

line\_color The default line color for tables. The value can be specified

as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#003C77' (Blue).

#### **Examples**

TABLE LINE COLOR '#003C77'

T Directives

# TABLE\_LINE\_JOIN\_STYLE

Sets the type of corner created when two lines of a table join or meet.

#### **Syntax**

```
TABLE_LINE_JOIN_STYLE '<join_style>'
Where
```

join\_style

The default line join style for table lines.

Valid values: miter-join, round-join (default),

bevel-join.

### **Examples**

```
TABLE_LINE_JOIN_STYLE 'round-join'
TABLE LINE JOIN STYLE 'bevel-join'
```

# TABLE\_LINE\_STYLE

Specifies the default line style for tables.

### **Syntax**

```
TABLE_LINE_STYLE '<line_style>'
```

#### Where

line\_style

The default line style for tables.

Valid values: solid (default), dash, dot, dash-dot, dash-dot-dot.



### **Examples**

```
TABLE_LINE_STYLE 'dot'
TABLE_LINE_STYLE 'solid'
```

T Directives

# TABLE\_LINE\_WIDTH

Sets the default line width for tables.

### **Syntax**

TABLE\_LINE\_WIDTH '<line\_width>'

Where

line\_width The default line width for tables.

The default value is '5'.

Valid Range: 1 to 72

### **Examples**

TABLE LINE WIDTH '10'

T Directives

# TABLE\_TEXT\_FONT\_BOLD

Specifies whether the text in tables appear in **bold** face.

### **Syntax**

```
TABLE_TEXT_FONT_BOLD 'TRUE' | 'FALSE'
```

The default value is FALSE.

### **Examples**

TABLE\_TEXT\_FONT\_BOLD 'FALSE'

T Directives

# TABLE\_TEXT\_FONT\_COLOR

Sets the font color of the text in tables.

#### **Syntax**

TABLE TEXT FONT COLOR '<font color>'

Where

font\_color The default font color of the text in tables. The value can be

specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#000000' (Black).

#### **Examples**

TABLE TEXT FONT COLOR '#000000'

T Directives

# TABLE\_TEXT\_FONT\_ITALIC

Specifies whether the text in tables appear in italics.

### **Syntax**

TABLE\_TEXT\_FONT\_ITALIC 'TRUE'|'FALSE'

The default value is FALSE.

### **Examples**

TABLE TEXT FONT ITALIC 'FALSE'

T Directives

# TABLE\_TEXT\_FONT\_NAME

Sets the font face used to display the text in tables.

### **Syntax**

```
TABLE_TEXT_FONT_NAME '<font_name>'
```

Where

font\_name

The default font face used to display the text in tables. The value can be any of the system-supported fonts.

The default value is 'ARIAL'.

### **Examples**

TABLE TEXT FONT NAME 'ARIAL'

T Directives

# TABLE\_TEXT\_FONT\_SIZE

Sets the font size of the text in tables.

### **Syntax**

TABLE\_TEXT\_FONT\_SIZE '<font\_size>'

Where

font\_size The default font size of the text in tables.

The default value is '5'.

Valid Range: 1 to 72

#### **Examples**

TABLE TEXT FONT SIZE '10'

T Directives

# TABLE\_TEXT\_FONT\_UNDERLINE

Specifies whether the text in tables appear underlined.

### **Syntax**

```
TABLE_TEXT_FONT_UNDERLINE 'TRUE' | 'FALSE'
```

The default value is TRUE.

### **Examples**

TABLE\_TEXT\_FONT\_UNDERLINE 'FALSE'

T Directives

# TABLE\_TEXT\_MARGIN

Sets the margin or the space around text in tables.

### **Syntax**

```
TABLE_TEXT_MARGIN '<value>'
Where
```

value

Any positive integer value.

The default value is 1.

### **Examples**

```
TABLE_TEXT_MARGIN '1'
TABLE_TEXT_MARGIN '0.5'
```

#### Note:

T Directives

# TEXT\_FONT\_NAME

Sets the default font face used to display the text on canvas.

### **Syntax**

```
TEXT_FONT_NAME '<font_name>'
```

font_name	The default font face used to display the text on canvas. The value
	can be any of the system-supported fonts.

532

### **Examples**

```
TEXT_FONT_NAME 'Arial'
TEXT FONT NAME 'Helvetica'
```

T Directives

# TEXT\_FONT\_SIZE

Sets the default size of the text on canvas.

## **Syntax**

```
TEXT_FONT_SIZE '<font_size>'
```

font_size	The default font size used to display the text.	
-----------	---	--

### **Examples**

TEXT FONT SIZE '5'

T Directives

# TEXT\_FONT\_ITALIC

Specifies whether the text appears in *italics*.

### **Syntax**

```
TEXT_FONT_ITALIC 'TRUE' | 'FALSE'
```

### **Examples**

```
TEXT_FONT_ITALIC 'FALSE'
TEXT_FONT_ITALIC 'TRUE'
```

T Directives

# TEXT\_FONT\_BOLD

Specifies whether the text appears in **bold** face.

## **Syntax**

```
TEXT_FONT_BOLD 'TRUE' | 'FALSE'
```

## **Examples**

```
TEXT_FONT_BOLD 'TRUE'
TEXT_FONT_BOLD 'FALSE'
```

T Directives

# TEXT\_FONT\_UNDERLINE

Specifies whether the text appears underlined.

## **Syntax**

```
TEXT_FONT_UNDERLINE 'TRUE'|'FALSE'
```

### **Examples**

```
TEXT_FONT_UNDERLINE 'TRUE'
TEXT_FONT_UNDERLINE 'FALSE'
```

T Directives

# TEXT\_FONT\_COLOR

Sets the color of text on the canvas.

# **Syntax**

TEXT\_FONT\_COLOR 'font\_color'

font_color	The value can be expressed as a hex color code or the name of the color. For example, you can specify, '#FF0000' or 'RED' to
	represent red.

# **Examples**

TEXT FONT COLOR '#000000'

T Directives

# **TEXT\_MARGIN**

Sets the margin or the space around the text object.

## **Syntax**

```
TEXT_MARGIN '<value>'
```

value	Any positive integer value.	
-------	-----------------------------	--

### **Examples**

```
TEXT_MARGIN '0'
TEXT_MARGIN '0.5'
```

T Directives

# TEXT\_WORD\_WRAP

Controls whether the lines of text break within words and wrap onto the next line, to prevent text overflow when a string is too long to fit into the containing box.

### **Syntax**

```
TEXT WORD WRAP 'TRUE' | 'FALSE'
```

#### **Examples**

```
TEXT_WORD_WRAP 'TRUE'
TEXT WORD WRAP 'FALSE'
```

T Directives

20

# **U** Directives

This chapter lists the CPM directives that start with  ${\tt U}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# UNNAMED\_NET\_GEN

This directive is automatically set if the design is to be used for analog simulations.

## **Syntax**

UNNAMED NET GEN 'ON' | 'OFF'

### **Example**

UNNAMED\_NET\_GEN 'ON'

## **Corresponding UI Option for Allegro Design Entry HDL**

None

# UNNAMED\_NET\_USING\_FULL\_PINNAME

When this directive is ON, DE-HDL generates unnamed nets using the entire pin name and not simply the base pin name.

543

### **Syntax**

UNNAMED NET USING FULL PINNAME 'ON' | 'OFF'

### **Example**

UNNAMED NET USING FULL PINNAME 'OFF'

### **Corresponding UI Option for Allegro Design Entry HDL**

None

# UNIQUE\_FEATURE

Displays each column of a BOM report with unique values. If you do not set this directive, the unique listing is displayed only for the reference designator column provided you have selected the *Unique* option under RefDes in the BOM-HDL dialog.

#### **Value**

UNIQUE FEATURE 'ON' | 'OFF'

#### **Example**

UNIQUE\_FEATURE 'ON'

#### **Corresponding UI Option for Project Manager**

Tools — Packager Utilities — Bill of Materials — BOM-HDL dialog box — Customize button — Customize Template dialog box — Report Parameters page — RefDes — Unique option button

# **USE\_VECTOR\_NOTATION**

This directive specifies that individual bits for vector signals will always be saved within angular braces in the pstxnet.dat file. For example, if you have a bus DATA <7..0>, then the individual bits will be represented as DATA <7>, DATA <6>, and DATA <0>.

#### **Syntax**

```
USE VECTOR NOTATION 'off' | 'on'
```

By default, the directive is set to ON. When set to OFF, the individual vector bits are not stored within angular braces.

**Note:** Each time you make a change in the USE\_VECTOR\_NOTATION directive, you need to repackage the design. However, avoid making frequent changes in the representation of buses through the use of this directive.

**U** Directives

# **USE\_LIBRARY\_PPT**

This directive specifies that cell-level PPTs are to be used in addition to any PPTs you specify using the PPT directive. Cell-level PPTs are part table files that have a .ptf extension in the HDL environment and are located at the same level of the library hierarchy as a *chips* file.

You can control the use of individual PPTs at the cell level with either the EXCLUDE\_PPT or INCLUDE\_PPT directives.

You must add the USE\_LIBRARY\_PPT directive to the Part Table section of the Project Setup dialog.

#### **Syntax**

```
USE LIBRARY PPT 'on' | 'off';
```

The default value of the USE\_LIBRARY\_PPT directive is ;.

#### **Example**

```
USE LIBRARY PPT 'off';
```

**U** Directives

# **USE SUBDESIGN**

The USE\_SUBDESIGN directive reads the subdesign state file only once to get packaging information for the instances of the subdesigns that were not previously packaged. The information is then incorporated into the design state file.

Any further changes to the subdesign are not propagated to the packaged subdesign instances. The FORCE\_SUBDESIGN directive is recommended instead of the USE\_SUBDESIGN directive.

In the feedback mode, instances that have this directive applied on them take on a new value that PCB Editor might have assigned to them.

#### **Syntax**

USE SUBDESIGN subdesign [, subdesign] ...;

A subdesign for which a subdesign state file exists. The subdesign name is the same as the drawing name used in	
Design Entry.	

The default value for the USE\_SUBDESIGN directive is none.

#### Example

USE SUBDESIGN COUNTER;

**U** Directives

# **USE\_OFFPAGE**

Use this directive to set, if offpage connectors are used in the generated document schematic to connect signals across schematic pages.

### **Syntax**

use offpage <0 or 1>

## **Example**

use\_offpage '0'

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Symbols — Add Offpage Symbols.

# **USE\_POWER\_SYMBOLS**

Use this directive to set that in the generated document schematic, specified power symbols will be used to indicate power nets based on power\_symbols directive.

## **Syntax**

```
use power symbols <0 or 1>
```

#### **Example**

```
use power symbols '0'
```

## **Corresponding UI Option for System Connectivity Manager**

Project — Settings — Document Schematic Generation — Power— Use Power Symbols.

**U** Directives

# UPPERCASE\_SIGNAL\_NAMES

When this directive is set to TRUE, all signal names appear in uppercase. If you enter lowercase characters, the tool converts them to uppercase.

### **Syntax**

UPPERCASE SIGNAL NAMES 'TRUE' | 'FALSE'

The default value is TRUE.

## **Example**

UPPERCASE SIGNAL NAMES 'TRUE'

21

# **V** Directives

This chapter lists the CPM directives that start with  $\lor$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# VAR\_OVERLAY\_PROPS\_VISIBLE

This directive allows you to specify the names of properties that should be made visible on the variant schematic when the property value has changed with relation to the value in the base schematic. By default, the value for this directive is set to ALL.

When you modify a component in a variant, additional properties might be added to the schematic because of changes in the selected part. Because these properties might not have placeholders on the symbol, they are not displayed on the schematic canvas. If you want these properties to be displayed on the canvas, you can use the VAR\_OVERLAY\_PROPS\_VISIBLE directive in the START\_CONCEPTHDL section of the .cpm file to specify which properties should be displayed on the canvas.

You can define three values for this directive:

- NONE only variant properties, that is, VARIANT = \*, will be visible on the schematic
- ALL all the properties of the modified component that have changed compared to the base instance will be overlaid on the schematic in the variant view. These properties will be displayed in the color defined for changed properties. You can configure the changed property color using the Variant Specific Property option in the Design Entry HDL Options dialog.
- In the third case, you can define the properties (for example, Part Number) that you want displayed on the schematic as follows:

```
VAR_OVERLAY_PROPS_VISIBLE 'Property1' 'Property2' 'Property3'
```

In this case, the schematic will display Property1, Property2, Property3 in the changed property color in the variant view for the variant component.

Note that the variant properties, that is, VARIANT=\* will always be visible on the variant component in the schematic in the variant view.

#### **Syntax**

```
VAR OVERLAY PROPS VISIBLE 'ALL'|'NONE'|'<modified properties>'
```

#### **Example**

```
VAR OVERLAY PROPS VISIBLE 'PART NUMBER''TOLERANCE'
```

V Directives

**Corresponding UI Option for Allegro Design Entry HDL** 

None

**V** Directives

# VAR COMP BOM PROPS

When defined, this directive allows you to modify the default comparison BOM report. For example, you can include user-defined properties for each changed component in each variant of a design comparison BOM report. When this directive is ON, the report generated also automatically includes alternate rows, as well as rows for the preferred values of components.

By default, the part-number based comparison BOM report provides a part number-based comparison between the components of the base schematic and all the variants. While generating the comparison BOM report, only the preferred values of components and alternate groups are considered.

To modify the default comparison BOM report, do the following:

1. In the START\_BOMHDL...END\_BOMHDL section of the .cpm file, specify the following directive:

VAR\_COMP\_BOM\_PROPS

**Note:** When this directive is ON, the report generated also automatically includes alternate rows, as well as rows for the preferred values of components.

- 2. Specify the names of the properties that you want displayed in the report. In this example, we have 'NATION' 'COLOR'.
- **3.** Choose *Tools Generate Reports* in Variant Editor.
- **4.** Specify the template file path, the output file path, and the report format in BOM-HDL dialog box. You can retain the default selection.
- **5.** Click the *Variant BOM* button to expand the variant options.
- **6.** Enter the path to the variant field in the Variant File field.
- 7. Click the *Variant Comparison BOM* radio button and select the name of the variant.
- **8.** Click the *Generate* button.

**V** Directives

## The comparison BOM report is displayed.

TITLE:		Bill of Mater	ials			
DATE:		10/30/2017				
DESIGN:		super_design				
TEMPLATE:		//v17-2-250/share/cdssetup/template.bom				
CALLOUT:		bom.callouts				
Ref	Base	DEMO_VARIANT				
Des						
	Part Number	Part Number	Var Status	NATION	COLOR	
=====	========	=========		======	======	
R1	CDN0005-01	CDN0005-01	Pref*	?	?	
U1	?	?	DNI	?	?	
Common Components List :						
Ref	Part Number					
Des						
=====	========					
R2	CDN0005-01					
R3	CDN0005-05					

#### Value

VAR\_COMP\_BOM\_PROPS

## Example

VAR COMP BOM PROPS 'COLOR'

# **Corresponding UI Option**

None

# VAR\_REPLACE\_BY\_PROP



This feature is available only when connected to a remote Pulse server.

You can now replace components in variants in Allegro System Capture designs with placeholders. Preferred parts are no longer restricted to parts available in the project libraries. To enable this feature, add this directive in the START\_VARIANT section of the project or site.cpm file. To specify the property to be used for the placeholder, use the VAR REPLACE PROP directive.

#### **Syntax**

VAR REPLACE BY PROP 'ON|OFF'

#### **Example**

VAR REPLACE BY PROP 'ON'

#### Corresponding UI Option for Allegro System Capture

None

#### See Also

VAR\_REPLACE\_PROP

# VAR\_REPLACE\_PROP



This feature is available only when connected to a remote Pulse server.

You can now replace components in variants in Allegro System Capture designs with placeholders. Preferred parts are no longer restricted to parts available in the project libraries. To enable this feature, add this directive in the START\_VARIANT section of the project or site.cpm file. This directive requires the VAR\_REPLACE\_BY\_PROP directive also to be set.

### **Syntax**

VAR REPLACE PROP 'roperty name>'

#### **Example**

VAR REPLACE BY PROP 'Part Number'

### **Corresponding UI Option for Allegro System Capture**

None

See Also

VAR REPLACE BY PROP

**V** Directives

# **VISIBLE**

Displays or hides the selected layer. The value of this directive identifies which layers are visible in the published PDF document and which are not.

#### **Syntax**

```
VISIBLE '<decimal_value>'
```

Where <u>decimal value</u> determines which layers are visible on the published PDF document.

### **Example**

VISIBLE '511'

### **Corresponding UI Option for Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — PDF page — General — Layers — Visible

#### See Also

**EXPORT** 

**PRINTLAYER** 

**V** Directives

# VIEW\_PCB

The VIEW\_PCB directive lets you set the path of the board (.brd) file to be used by PCB Editor, SI, and Design Sync. This directive is defined in the GLOBAL section of the project (.cpm) file.

If you have defined the VIEW\_PCB directive, then the following occurs:

- PCB Editor and SI use the path specified by the VIEW\_PCB directive to open the board file.
- When you run genfeedformat from Import Physical, the Import Physical browser uses the path specified by the VIEW\_PCB directive to read the PCB Editor board file.
- When you run Netrev from Export Physical, the output board file is saved in the path set in the VIEW\_PCB directive.

If the VIEW\_PCB directive is not specified, the physical directory under the root design is used to read or store the board files.

To set the VIEW\_PCB directive, do the following:

- **1.** Choose the *Views* tabbed page in Project Setup.
- 2. The default entry in the *Physical* field is the physical view of the project. You can set the view name to any of the following:
  - **a.** Any other view name present in the drop-down box.
  - **b.** The path to the board file. This path can be a relative path.

**Note:** Cadence recommends that the path that you specify in the VIEW\_PCB directive be the same as that specified in the PHYSICAL\_PATH directive.

**V** Directives

# **Viewers**

Defines whether one or both viewers appear when you view part information. This can contain two values:

- Symbol
- Footprint

When you specify both, the first viewer you specify appears on the left-hand side of the *Details* pane.

### **Syntax**

```
Viewers '<viewer 1>' ['<viewer 2>']
```

#### Example

```
Viewers 'Symbol' 'Footprint'
```

### **Corresponding UI Option**

Configuration - Setup - Details - Symbol/Footprint Viewer

**V** Directives

# VARIANT\_DNI\_CROSS

Set this directive to ON if you want the DNI components to appear with a cross mark in the variant view.

#### **Syntax**

VAIRANT\_DNI\_CROSS 'ON'|'OFF'

Where

ON The DNI components appear with a cross mark in the

variant view.

OFF The DNI components do not appear with a cross mark in

the variant view.

#### **Examples**

VAIRANT DNI CROSS 'ON'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Show Cross on DNI

**V** Directives

# VARIANT\_DNI\_CROSS\_COLOR

Sets the default color of the cross mark that appears when you set the status of a component as DNI.

#### **Syntax**

VARIANT\_DNI\_CROSS\_COLOR '<cross\_color>'

Where

cross\_color The default font color of the cross mark. The value can be

specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FF0000' (Red).

#### **Examples**

VARIANT DNI CROSS COLOR '#FCD054'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - DNI Cross Color

**V** Directives

# VARIANT\_DNI\_CROSS\_LINE\_WIDTH

Sets the default line width of the cross mark that appears when you set the status of a component as DNI.

#### **Syntax**

```
VARIANT_DNI_CROSS_LINE_WIDTH '<line_width>'
Where
```

line\_width The default line width of the cross mark.

The default value is '5'.

Valid Range: 1 to 72

#### **Examples**

VARIANT DNI\_CROSS\_LINE\_WIDTH '10'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - DNI Line Width

# VARIANT\_EDITOR\_DISPLAY\_PROP\_NAME

Sets the property name that is to be used by Variant Editor as key property.

#### **Syntax**

VARIANT\_EDITOR\_DISPLAY\_PROP\_NAME ""<The default value is PART\_NUMBER.</pre>

#### **Example**

VARIANT\_EDITOR\_DISPLAY\_PROP\_NAME "PART\_NUMBER"

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Property Name corresponding to Part Number

**V** Directives

# VARIANT\_INST\_FILL\_COLOR

Sets the default fill color for variant instances.

#### **Syntax**

```
VARIANT_INST_FILL_COLOR '<fill_color>'
Where
```

fill\_color

The default fill color for variant instances. The value can be specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FFFFFF' (White).

### **Examples**

```
VARIANT_INST_FILL_COLOR '#E8EFF7'
VARIANT INST FILL COLOR 'WHITE'
```

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Fill Color

**V** Directives

# VARIANT\_INST\_FILL\_STYLE

Sets the style that is used to fill variant instances.

### **Syntax**

```
VARIANT_INST_FILL_STYLE '<fill_style>'
Where
```

fill\_style

The default fill style for variant instances.

Valid values: none, solid (default).

### **Examples**

```
VARIANT_INST_FILL_STYLE 'none'
VARIANT_INST_FILL_STYLE 'solid'
```

**V** Directives

# VARIANT\_INST\_LINE\_CAP\_STYLE

A line cap style defines the ending of a line. This directive defines the line cap style for variant instances.

### **Syntax**

```
VARIANT_INST_LINE_CAP_STYLE '<cap_style>'
Where
```

cap\_style

The default line cap style for variant instances.

Valid values: round-cap (default), square-cap, diamond-cap, arrowhead-cap.

#### **Examples**

```
VARIANT_INST_LINE_CAP_STYLE 'round-cap'
VARIANT_INST_LINE_CAP_STYLE 'diamond-cap'
```

**V** Directives

# VARIANT\_INST\_LINE\_COLOR

Sets the line color for variant instances.

#### **Syntax**

VARIANT\_INST\_LINE\_COLOR '<line\_color>'

Where

line\_color The default line color for variant instances. The value can

be specified as a hex color code or the name of the color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#FF0000' (Red).

#### **Examples**

VARIANT INST LINE COLOR '#003C77'

### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Line Color

# VARIANT\_INST\_LINE\_JOIN\_STYLE

Sets the type of corner created when two lines of a variant instance join or meet.

### **Syntax**

```
VARIANT_INST_LINE_JOIN_STYLE '<join_style>'
Where
```

join\_style

The default line join style for variant instance lines.

Valid values: miter-join, round-join (default),

bevel-join.

### **Examples**

```
VARIANT_INST_LINE_JOIN_STYLE 'round-join' VARIANT INST LINE JOIN STYLE 'bevel-join'
```

# VARIANT\_INST\_LINE\_STYLE

Specifies the default line style for variant instances.

#### **Syntax**

```
VARIANT_INST_LINE_STYLE '<line_style>'
```

Where

line\_style

The default line style for variant instances.

Valid values: solid (default), dash, dot, dash-dot, dash-dot-dot.



### **Examples**

```
VARIANT_INST_LINE_STYLE 'dot'
VARIANT INST LINE STYLE 'solid'
```

## **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Line Style

**V** Directives

# VARIANT\_INST\_LINE\_WIDTH

Sets the default line width for variant instances.

#### **Syntax**

```
VARIANT_INST_LINE_WIDTH '<line_width>'
```

Where

line\_width The default line width for variant instances.

The default value is '2'.

Valid Range: 1 to 72

#### **Examples**

VARIANT INST LINE WIDTH '10'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Line Width

**V** Directives

# VARIANT\_INST\_ITEM\_OPACITY

Controls the opacity or transparency of variant instances on the canvas.

#### **Syntax**

```
VARIANT_INST_ITEM_OPACITY '<opacity_factor>'
Where
```

opacity\_factor

Any number between 0 and 99. A lower value results in a more opaque variant instance. An opacity factor of 1 indicates that the variant instance is completely opaque, while a value of 99 indicates that the background of the variant instance is transparent.

The default value is '1'.

#### **Examples**

VARIANT INST ITEM OPACITY '1'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Transparency

# Allegro Front-End CPM Directive Reference Guide V Directives

# VARIANT\_PROPERTY\_ITEM\_OPACITY

Controls the opacity or transparency of variant properties on the canvas.

#### **Syntax**

VARIANT\_PROPERTY\_ITEM\_OPACITY '<opacity\_factor>'
Where

opacity\_factor

Any number between 0 and 99. A lower value results in a more opaque variant property. An opacity factor of 1 indicates that the variant property is completely opaque, while a value of 99 indicates that the background of the variant property is transparent.

The default value is '1'.

#### **Examples**

VARIANT PROPERTY ITEM OPACITY '1'

# Allegro Front-End CPM Directive Reference Guide V Directives

# VARIANT\_PROPERTY\_TEXT\_FONT\_BOLD

Specifies whether the variant property text appears in **bold** face.

#### **Syntax**

```
VARIANT PROPERTY TEXT FONT BOLD 'TRUE' | 'FALSE'
```

The default value is FALSE.

### **Examples**

VARIANT\_PROPERTY\_TEXT\_FONT\_BOLD 'FALSE'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Text Font

**V** Directives

# VARIANT\_PROPERTY\_TEXT\_FONT\_COLOR

Sets the font color of the variant property text.

#### **Syntax**

VARIANT PROPERTY TEXT FONT COLOR '<font color>'

Where

font\_color The default font color of variant property text. The value

can be specified as a hex color code or the name of the

color.

For example, you can specify, '#FF0000' or 'RED' to

represent red.

The default value is '#0000FF' (Blue).

#### **Examples**

VARIANT PROPERTY TEXT FONT COLOR '#FCD054'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Font Color

# Allegro Front-End CPM Directive Reference Guide V Directives

# VARIANT\_PROPERTY\_TEXT\_FONT\_ITALIC

Specifies whether the variant property text appears in *italics*.

#### **Syntax**

```
VARIANT_PROPERTY_TEXT_FONT_ITALIC 'TRUE'|'FALSE'
The default value is FALSE.
```

#### **Examples**

```
VARIANT_PROPERTY_TEXT_FONT_ITALIC 'FALSE'
```

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Text Font

# Allegro Front-End CPM Directive Reference Guide V Directives

# VARIANT\_PROPERTY\_TEXT\_FONT\_NAME

Sets the font face used to display variant property text.

#### **Syntax**

VARIANT\_PROPERTY\_TEXT\_FONT\_NAME '<font\_name>'
Where

font\_name

The default font face used to display variant property text.

The value can be any of the system-supported fonts.

The default value is 'ARIAL'.

### **Examples**

VARIANT PROPERTY TEXT FONT NAME 'ARIAL'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Font Face

# VARIANT\_PROPERTY\_TEXT\_FONT\_SIZE

Sets the font size of variant property text.

#### **Syntax**

```
VARIANT_PROPERTY_TEXT_FONT_SIZE '<font_size>'
Where
```

font\_size The default font size of variant property text.

The default value is '5'.

Valid Range: 1 to 72

#### **Examples**

VARIANT PROPERTY TEXT FONT SIZE '10'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Font Size

# Allegro Front-End CPM Directive Reference Guide V Directives

# VARIANT\_PROPERTY\_TEXT\_FONT\_UNDERLINE

Specifies whether the variant property text appears underlined.

#### **Syntax**

VARIANT\_PROPERTY\_TEXT\_FONT\_UNDERLINE 'TRUE' | 'FALSE'
The default value is TRUE.

#### **Examples**

VARIANT PROPERTY TEXT FONT UNDERLINE 'FALSE'

#### **Corresponding UI Option for Allegro System Capture**

Edit - Preferences - Schematic - Variant View - Text Font

**V** Directives

**22** 

# **W** Directives

This chapter lists the CPM directives that start with  $\mathbb{W}$  and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

W Directives

## WARNING\_MESSAGES

Specifies where you want Warning messages to display.

#### **Syntax**

WARNING MESSAGES 'DIALOG'|'COMMANDPANE'|'SUPPRESS'

where

DIALOG If you set the value to Dialog, Design Entry HDL displays the

messages in a dialog box.

COMMANDPANE If you set this directive to COMMANDPANE, Design Entry HDL

displays the messages in the Console Command Window.

SUPPRESS If you set the variable to SUPPRESS Design Entry HDL does

not display the type of messages.

#### Example

WARNING MESSAGES 'DIALOG'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Messages — Warning

#### See Also

- FATAL MESSAGES
- ERROR MESSAGES
- WARNING MESSAGES

W Directives

# WINDOWSMODE\_FLAG

Activates the Windows mode. You need to set the <u>PRESELECT\_FLAG</u> directive to 'ON' before setting this directive.

#### **Syntax**

WINDOWSMODE FLAG 'ON' | 'OFF'

#### **Example**

WINDOWSMODE FLAG 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — General page — Preferences — Windows Mode option

#### See Also

PRESELECT FLAG

# Allegro Front-End CPM Directive Reference Guide W Directives

# WINDOWSMODE\_FLAG ALLOW\_USER\_CPM

Allows the WINDOWSMODE\_FLAG directive to be defined in the user.cpm file.

#### **Syntax**

WINDOWSMODE FLAG ALLOW USER CPM 'ON' | 'OFF'

#### **Example**

WINDOWSMODE FLAG ALLOW USER CPM 'ON'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

PRESELECT\_FLAG ALLOW\_USER\_CPM

WINDOWSMODE FLAG

W Directives

### **WIRE**

Draws wires that you add and move as Orthogonal or Direct.

### **Syntax**

WIRE 'ORTHOGONAL' | 'DIRECT'

#### **Example**

WIRE 'ORTHOG'

#### **Corresponding UI Option for Allegro Design Entry HDL**

Tools — Options — Design Entry HDL Options dialog box — Graphics page — Wires — Add

W Directives

## WIRE\_COLOR

Use this directive to specify the color used to draw nets in the generated document schematic in Design Entry HDL and Schgen.

#### **Syntax**

```
WIRE_COLOR

'RED'|'BLUE'|'GREEN'|'YELLOW'|'ORANGE'|'SALMON'|'VIOLET'|'BROWN'|'SKYBLUE'|'

WHITE'|'PEACH'|'BLUE'|'PINK'|'PURPLE'|'AQUA'|'GRAY'|'MONO'|'DEFAULT'
```

#### **Example**

WIRE COLOR 'yellow'

#### **Corresponding UI Option for Design Entry HDL**

```
Tools — Options — Design Entry HDL Options dialog box — Color page — Graphics Color — Wire
```

#### **Corresponding UI Option for System Connectivity Manager**


Project — Settings — Document Schematic Generation — Colors — Wire Color.

#### See Also

- ARC\_COLOR
- BACKGROUND COLOR
- DOT\_COLOR

# WM\_COLOR

This directive is set when you define the font color for watermark text in a schematic PDF.



#### **Syntax**

WM COLOR '<Color>'

#### **Example**


WM COLOR 'Orange'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Color

## WM\_FONT

This directive is set when you define the font for watermark text in a schematic PDF.



#### **Syntax**

WM FONT '<Font>'

#### **Example**


WM FONT 'ArialNarrow'

### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Font

## WM\_FONTSIZE

This directive is set when you define the font size for watermark text in a schematic PDF. The default and the maximum size limit is 72.



#### **Syntax**

WM SIZE '<Size>'

#### Example


WM SIZE '22'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Size

## WM\_HORIZONTAL\_ALIGNMENT

This directive is set when you define the horizontal alignment for watermark text in a schematic PDF.



#### **Syntax**

WM\_HORIZONTAL\_ALIGNMENT 'Left|Center|Right'

#### Example


WM HORIZONTAL ALIGNMENT 'Left'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Horizontal Alignment

## WM\_OPACITY

This directive is set when you specify the degree of opacity for watermark text in a schematic PDF. On a scale of 0% to 100%, 0 would make the watermark fully transparent and 100 would mean that the watermark is fully opaque.



#### **Syntax**

WM OPACITY '<0-100>'

#### Example

WM\_OPACITY '40'

### **Corresponding UI Option for Design Entry HDL**


File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Opacity

### WM\_ROTATION

This directive is set when you select the degree of rotation for watermark text in a schematic PDF.

The options are as follows:

- *Diagonally from top left*: Select this option to display the watermark from the top left.
- Diagonally from bottom left: Select this option to display the watermark from the bottom left.
- $\bullet$  0°: Sets the rotation of the watermark to 0° degrees.
- Custom: Specify a custom angle of rotation for the watermark (0 to 360 degrees).



#### **Syntax**

WM\_ROTATION 'Diagonally from top left | Diagonally from bottom left|0 | Custom'

W Directives

### Example


WM ROTATION '40'

### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Rotation

## WM\_SCALE

This directive is set when you define the scale factor for watermark text in a schematic PDF.



#### **Syntax**

WM SCALE ' < 1 - 100 > '

#### **Example**


WM SCALE '50'

### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Scale

## WM\_SHOW\_ONPRINT

This directive specifies whether the watermark should be displayed in the printed PDF.



#### **Syntax**

WM SHOW ONPRINT 'Yes|No'

#### **Example**


WM SHOW ONPRINT 'Yes'

#### Corresponding UI Option for Design Entry HDL

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Show when printing

## WM\_SHOW\_ONSCREEN

This directive specifies whether the watermark should be displayed when viewing the PDF on screen.



#### **Syntax**

WM\_SHOW\_ONSCREEN 'Yes|No'

#### Example


WM SHOW ONSCREEN 'Yes'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Show when displaying on screen

# WM\_TEXT

This directive specifies the text that you want as a watermark in your PDF file.



#### **Syntax**

WM TEXT '<Text>'

#### **Example**


WM TEXT 'FOR INTERNAL USE ONLY'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Text

# WM\_TYPE

Defines whether you want a watermark in the generated PDF.



#### **Syntax**

WM TYPE '1|0'

#### **Example**


WM TYPE '1'

### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Generate watermark for pdf

## WM\_VERTICAL\_ALIGNMENT

This directive is set when you define the vertical placement of the watermark with respect to the document. The options are Top, Center and Bottom.



#### **Syntax**

WM\_VERTICAL\_ALIGNMENT 'Top|Center|Bottom'

#### Example

WM VERTICAL ALIGNMENT 'Top'

#### **Corresponding UI Option for Design Entry HDL**

File — Publish PDF — Setup — Design Entry HDL Options — Advanced — Watermark — Vertical Alignment

W Directives

# **WARNINGS**

The WARNINGS directive controls the display of all warning messages.

### **Syntax**

WARNINGS on | off ;

on	Reports all warnings.
off	Does not report any warning.

The default value for the WARNINGS directive is on.

### **Example**

WARNINGS off;

23

# **X** Directives

This chapter lists the CPM directives that start with x and are used in the cpm files for all front-end products, such as Allegro System Capture, Design Entry HDL, System Connectivity Manager, and Packager-XL.

# Allegro Front-End CPM Directive Reference Guide X Directives

# XNET\_ABSENT\_COLOR

Changes the default color of the cross sign which is displayed on a component that does not has XNets on its pins.

#### **Syntax**

#### **Example**

XNET ABSENT COLOR 'GREEN'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

- SHOW XNET STATUS
- XNET EXISTS COLOR

# Allegro Front-End CPM Directive Reference Guide X Directives

# XNET\_EXISTS\_COLOR

Changes the default color of the arrow sign which is displayed on a component that has XNets on its pins.

#### **Syntax**

#### **Example**

XNET EXISTS COLOR 'GREEN'

#### **Corresponding UI Option for Allegro Design Entry HDL**

None

#### See Also

- SHOW XNET STATUS
- XNET ABSENT COLOR