Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro Constraint Manager contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seg. or its successor.

# **Contents**

| <u> Preface</u> 5   |
|---|
| About This Manual 5   |
| Finding Information in This Manual5   |
|   |
| <u>1</u>  |
| <u> Understanding EDIF</u> <sub>7</sub>   |
| Overview of EDIF  |
| <u>EDIF Libraries</u>   |
| EDIF Cells and Clusters8  |
| <u> Overview of EDIF 300 Translators</u> 8  |
|   |
| <u>2</u>  |
| Schematic Reader – Importing EDIF 300 Schematic Data 11   |
| <u> Dverview</u>  |
| Jsing Allegro Design Entry HDL EDIF 300 Schematic Reader  |
| Using Schematic Reader from Project Manager   |
| Using Schematic Reader from the Command Line  |
| Schematic Reader Output Files   |
| -unctional Description  |
| <u>3</u>  |
| Schematic Writer - Converting Schematic to EDIF 300 21  |
| •   |
| <u>Overview</u>   |
| Jsing EDIF 300 Schematic Writer       23         Using Schematic Writer from Project Manager       23 |
| Using Schematic Writer from the Command Line  |
| Schematic Writer Output Files   |
| Functional Description  |

| <u>4</u>   |    |
|--|----|
| Netlist Reader - Importing EDIF 300 Connectivity Data    | 39 |
| Overview   |    |
| Using Netlist Reader                                     | 41 |
| <u>Using Netlist Reader from Project Manager</u>         |    |
| Using Netlist Reader from the Command Line               |    |
| Netlist Reader Output Files                              | 42 |
| <u>5</u>   |    |
| Netlist Writer – Creating EDIF 300 Connectivity Data     | 45 |
| Overview   |    |
| Using EDIF 300 Netlist Writer                            |    |
| Using Netlist Writer from the Command Line               |    |
| Using Netlist Writer from Project Manager                |    |
| Netlist Writer Output Files                              | 49 |
| <u>A</u>   |    |
| <u>Dialog Box Reference</u>                              | 51 |
| Schematic Reader   |    |
| Schematic Writer   |    |
| Netlist Reader   |    |
| Netlist Writer   |    |
| <u> </u>   | -  |
| <u>B</u>   |    |
| Error Messages and Limitations                           | 59 |
| EDIF Reader Errors                                       | 59 |
| EDIF Writer Errors                                       |    |
| Allegro Design Entry HDL EDIF 300 Translator Limitations | 60 |
| Problems after Translation 6                             |    |
| Tool Limitations   | 61 |
| la al ass  |    |
| <u>Index</u>   | 65 |

# **Preface**

# **About This Manual**

This user guide is based on the assumption that you are familiar with the development and design of schematics and with EDIF 300 semantics. This manual contains information about the following translators:

- Allegro Design Entry HDL EDIF 300 Schematic Reader that lets you read in schematic data, including graphical and logical connectivity information.
- Allegro Design Entry HDL EDIF 300 Schematic Writer that lets you write out schematic data in the EDIF 300 format.
- Allegro Design Entry HDL EDIF 300 Netlist Reader that lets you read in only connectivity data. Connectivity data is a nongraphical representation of the logical connectivity information of a design.
- Allegro Design Entry HDL EDIF 300 Netlist Writer that lets you write out connectivity data in the EDIF 300 format.

# **Finding Information in This Manual**

The following table provides an overview of the topics described in this manual.

| For Information About                            | Read   |
|--|--|
| The EDIF 300 format and the EDIF 300 translators | Chapter 1, "Understanding EDIF"                                    |
| Schematic Reader                                 | Chapter 2, "Schematic Reader – Importing EDIF 300 Schematic Data"  |
| Schematic Writer                                 | Chapter 3, "Schematic Writer – Converting Schematic to EDIF 300"   |
| Netlist Reader                                   | Chapter 4, "Netlist Reader – Importing EDIF 300 Connectivity Data" |

| For Information About   | Read  |
|---|---|
| Netlist Writer  | Chapter 5, "Netlist Writer – Creating EDIF 300 Connectivity Data" |
| Allegro Design Entry HDL EDIF 300 Dialog<br>Box help            | Appendix A, "Dialog Box Reference,"                               |
| Limitations of Allegro Design Entry HDL<br>EDIF 300 Translators | Appendix B, "Error Messages and Limitations,"                     |

1

# **Understanding EDIF**

Topics covered in this chapter are:

- Overview of EDIF on page 8
- Overview of EDIF 300 Translators on page 8

7

**Understanding EDIF** 

### **Overview of EDIF**

Electronic Design Interchange Format (EDIF) is a format used to exchange design data between different CAD systems. This nonproprietary, standard interchange format uses text to describe electronic design data. EDIF 300 uses a LISP-like syntax to express constructs that represent electronic design.

Allegro Design Entry HDL EDIF Reader (EDIF Reader) translates a given EDIF description to a Design Entry HDL view. Allegro Design Entry HDL EDIF Writer (EDIF Writer) writes out the EDIF description for a given Design Entry HDL design.

For more information about the EDIF 300 syntax and the functional and semantic descriptions of each EDIF 300 construct, see the *Electronic Design Interchange Format Version 300, Level 0, Reference Manual, EIA-618*, December 1993, Volume 2 of 4.

#### **EDIF Libraries**

In EDIF 300, a library can be considered as a group of cells and templates that share the same technology information.

EDIF 300 supports two types of libraries. These are external libraries and local or design libraries. External libraries are the reference libraries that are assumed to be present in the Cadence database. EDIF 300 design libraries are created in the specified run directory and contain details of cells and templates used in the current EDIF 300 file.

#### **EDIF Cells and Clusters**

A component in design architecture is represented as a cell in EDIF 300. An EDIF 300 cell is a design object that can have a variety of views associated with it. Each view describes its cells from a different perspective. The design process applied to a cell is dictated by the associated views such as, SchematicView, ConnectivityStructure, or SchematicSymbol.

Similarly, in EDIF 300, a cluster defines a design interface. All cells, such as views and symbols, that share a common interface are grouped under a cluster. An EDIF 300 cell can have multiple clusters. You can instantiate a cluster. When a cluster is instantiated, the instance is created from the cluster instead of from the individual views.

## **Overview of EDIF 300 Translators**

Allegro Design Entry HDL EDIF 300 translators supports EDIF 300 Level 0 keywordLevel 0. Allegro Design Entry HDL EDIF 300 translators give you several ways to translate design data

**Understanding EDIF** 

into and out of the Allegro Design Entry HDL architecture. With the EDIF 300 Translators, you can do the following:

- Read in schematic data, which includes graphical and logical connectivity information, using the *Schematic Reader* (e2csch) option of Allegro Design Entry HDL EDIF 300.
- Read in connectivity data (only) using the Netlist Reader option of EDIF 300 (e2conn).
  Connectivity data is a nongraphical representation of the logical connectivity information of a design.
- Write out schematic data using the *Schematic Writer* option of EDIF 300 (c2esch).
- Write out connectivity data (only) using the *Netlist Writer* option of Allegro Design Entry HDL EDIF 300 (c2econn).



Do not use Allegro Design Entry HDL EDIF 300 for a schematic round-trip. It is not supported. For more information, see Problems after a Schematic Round-Trip.

EDIF 300 translators are commonly used for transferring schematic data from one vendor to those of another. You use EDIF 300 writer to convert a schematic design into an EDIF 300 file. An EDIF 300 reader then reads this EDIF 300 file to generate the schematic.

# /Important

The EDIF 300 interface cannot be used to migrate an Allegro Design Entry HDL schematic to OrCAD Capture or the other way around. This is because Capture supports EDIF 200, and EDIF 200 files cannot be translated using EDIF 300 translators.

# Allegro Design Entry HDL EDIF 300 User Guide Understanding EDIF

2

# Schematic Reader – Importing EDIF 300 Schematic Data


This chapter discusses the following:

- Overview on page 12
- Using Allegro Design Entry HDL EDIF 300 Schematic Reader on page 13
- Schematic Reader Output Files on page 15
- Functional Description on page 16

#### **Overview**


Allegro Design Entry HDL EDIF 300 Schematic Reader translates schematic data in an EDIF 300 file into the Cadence database. When you translate EDIF 300 schematic data with EDIF 300 Schematic Reader, you preserve both the graphical representation of the schematic and the connectivity information.

EDIF 300 Data File



# Schematic Reader – Importing EDIF 300 Schematic Data

The following figure shows all the information needed to translate an EDIF 300 file into the Cadence database.



# Using Allegro Design Entry HDL EDIF 300 Schematic Reader

Allegro Design Entry HDL EDIF 300 provides two types of EDIF 300 readers, Schematic Reader and Netlist Reader. This chapter tells you how to use the Schematic Reader of EDIF 300. For information about using the Netlist Reader, see "Netlist Reader - Importing EDIF 300 Connectivity Data" on page 39.

# **Using Schematic Reader from Project Manager**

To open Allegro Design Entry HDL EDIF 300 Schematic Reader from Project Manager:

- **1.** Choose *Tools > EDIF 300*. The *EDIF 300* dialog box appears.
- **2.** Select the *Schematic Reader* tab.

Schematic Reader - Importing EDIF 300 Schematic Data

- **3.** In the *Schematic Reader* tabbed page, specify the EDIF source file and the name of the output directory. To know more about the options in the Schematic Reader tabbed page, see <u>Schematic Reader</u>.
- **4.** Click *Run* to start the translation.

#### **Using Schematic Reader from the Command Line**

Allegro Design Entry HDL EDIF 300 Schematic Reader can also be used in the batch mode from the command line. The syntax for invoking the Schematic Reader from the command line is shown below:


e2csch -proj <edif\_file> -out file <location\_of\_the\_output\_directory>



EDIF files that are provided as an input to Allegro Design Entry HDL EDIF 300 Reader need to be syntactically and semantically correct.

# **Schematic Reader Output Files**

After a successful translation, the following directory structure is created:



In addition to a translated Cadence Database library, EDIF 300 Schematic Reader produces log messages. The messages are displayed on the screen as well as written to a file, depending on how EDIF 300 Reader was invoked.

- When you use the EDIF 300 Reader to run a translation, the software writes the log messages to the e2csch.log file. This file is located in the temp folder of the design directory.
- When you start EDIF 300 Reader by typing e2csch at an operating-system prompt, the software displays the log messages on your screen.
- EDIF 300 Reader also creates the cds.lib file that contains the paths to the required Cadence libraries.

# **Functional Description**

This section describes the mapping from EDIF 300 design objects to Allegro Design Entry HDL database. The mapping between EDIF 300 design objects and Allegro Design Entry HDL objects is described in <u>Table 2-1</u> on page 16. <u>Table 2-2</u> on page 18 covers the mapping between EDIF 300 connectivity objects and Allegro Design Entry HDL objects.

Table 2-1 Map Table for EDIF 300 Schematic Interfaces

| EDIF 300 Objects            | Allegro Design Entry HDL Objects       |
|-----------------------------|--|
| Units, UnitRef, setDistance | No Mapping                             |
| Schematic Unit              |  |
| Schematic Metric            | hotspotGrid                            |
| External Library            | Mapped to reference library            |
| EDIF Design library         | Library                                |
| Edif Property               | Allegro Design Entry HDL user property |
| font Defs                   | No Mapping, use default mapping        |
| technology                  | No mapping                             |
| nameInformation             | Allegro Design Entry HDL object name   |
| figureGroup                 | No Mapping                             |
| Cell ( with Cluster)        | Allegro Design Entry HDL Cell          |
| cluster                     | See the cell mapping                   |
| interface (of a cluster)    | No mapping                             |
| schematicView               | pageX.csb file                         |
| schematicSymbol             | symbol                                 |
|                             |  |

Table 2-1 Map Table for EDIF 300 Schematic Interfaces

| EDIF 300 Objects                           | Allegro Design Entry HDL Objects            |
|--|---|
| logical connectivity                       | No mapping                                  |
| schematicImplementation                    |   |
| instance                                   |   |
| port                                       |   |
| portBundle                                 |   |
| signal                                     |   |
| signalGroup                                |   |
| global ports                               |   |
| Master Port Template                       | No Mapping                                  |
| Global Port Template                       |   |
| Off/On Page Connector Template             |   |
| Page Title Block Template                  |   |
| Page Border Template                       |   |
| Symbol Port Template                       | Not mapped in Allegro Design Entry          |
| Schematic Ripper Template                  | HDL.  |
| Schematic Junction Template                |   |
| Interconnect terminator template           |   |
| pages                                      | pagex.csb                                   |
| schematic Master Port Implementation       | Allegro Design Entry HDL Port               |
| schematic Symbol Port Implementation       | Allegro Design Entry HDL Symbol             |
| schematic Global Port Implementation       | Allegro Design Entry HDLL Global Port       |
|  |   |
| schematic Page Connector<br>Implementation | No Mapping                                  |
| schematic Instance Implementation          | Allegro Design Entry HDL schematic instance |
| schematic Ripper Implementation            | No Mapping required                         |

Table 2-1 Map Table for EDIF 300 Schematic Interfaces

| EDIF 300 Objects   | Allegro Design Entry HDL Objects   |
|--|--|
| schematic Junction Implementation  | No Mapping   |
| schematicNet   | Allegro Design Entry HDL net in schematic                                      |
| schematicBus   | Allegro Design Entry HDL net in schematic                                      |
| schematic NetJoin/BusJoin  | No mapping, because schematic extractor builds the connectivity                |
| figures in schematic symbol  | Allegro Design Entry HDL body figure for drawing purpose                       |
| figures in schematicNet/schematicBus   | Allegro Design Entry HDL 2 point paths in wire layer, drawing purpose          |
| figures for schematic master port,<br>global port and page connector<br>template | Allegro Design Entry HDL body figures, pin purpose                             |
| schematic Figure Macro   | Instance of figure macro cell  |
| schematicInterconnectNameDisplay   | Allegro Design Entry HDL label attached to a net displaying net name.(Signame) |
| annotate   | Allegro Design Entry HDL normal label (Text)                                   |
| commentGraphics->annotate  | Allegro Design Entry HDL user data (entered Text)                              |
| Bounding Box   | rectangular border for pageBorder, and corresponding templates                 |
|  |  |

Table 2-2 Map Table for EDIF 300 Connectivity Objects into Allegro Design Entry HDL

| EDIF 300 Object     | Allegro Design Entry HDL Object  |
|---------------------|----------------------------------|
| External Library    | Mapped to reference library      |
| EDIF Design library | Allegro Design Entry HDL library |
| cell (with Cluster) | cell                             |

#### Schematic Reader - Importing EDIF 300 Schematic Data

Table 2-2 Map Table for EDIF 300 Connectivity Objects into Allegro Design Entry HDL

| EDIF 300 Object        | Allegro Design Entry HDL Object  |
|------------------------|--|
| cluster                | See the last mapping   |
| logical connectivity   | used to generate Allegro Design Entry HDL netlist when logicalConnectivity is under connectivityView and no connectivity structure is given. |
| connectivity Structure | Allegro Design Entry HDL netlist connectivity  |
| instance               | Allegro Design Entry HDL instance  |
| port                   | Allegro Design Entry HDL terminal  |
| portBundle             | Allegro Design Entry HDL terminal  |
| signal                 | used to create a net in Allegro Design<br>Entry HDL netlist view when only<br>logical connectivity is there.                                 |
| signalGroup            | used to create Allegro Design<br>Entry HDL net in netlist view when only<br>logical connectivity is there.                                   |
| global ports           | global terminals in Allegro Design<br>Entry HDL  |
| connectivityNet        | Allegro Design Entry HDL net in connectivity view  |
| connectivityBus        | Allegro Design Entry HDL net in connectivity view  |
| connectivityNetJoin    | Using the endpoints in netJoin, explicit connection is established.  |
| connectivityRipper     | Different Allegro Design Entry HDL object will be created in place of ripper. For example, nets will be merged/synonymed.                    |

Schematic Reader - Importing EDIF 300 Schematic Data

3

# Schematic Writer – Converting Schematic to EDIF 300

This chapter discusses the following:


- Overview on page 21
- <u>Using EDIF 300 Schematic Writer</u> on page 23
- Schematic Writer Output Files on page 24
- Functional Description on page 25


## **Overview**

The EDIF 300 Writer is used to translate schematic design data files from the Cadence database into the EDIF 300 format. When you translate schematic data with EDIF 300 Writer,


Schematic Writer - Converting Schematic to EDIF 300

you can preserve both the graphical representation and the connectivity information of the schematic.





The following figure shows all the information needed to translate a Cadence database (Allegro Design Entry HDL Design) file into an EDIF 300 file.



# **Using EDIF 300 Schematic Writer**

You can use EDIF 300 Schematic Writer either from Project Manager or in the batch mode.

**Note:** Before translation, you must check and save the schematic to ensure that there are no design errors. For more information on the Allegro Design Entry HDL schematic editor, see *Allegro Design Entry HDL User Guide*.

## **Using Schematic Writer from Project Manager**

To invoke Schematic Writer from the Project Manager,

- Choose Tools > EDIF 300.
   The EDIF 300 dialog box appears.
- 2. Select the Schematic Writer tab.
- 3. In the *Project File* text box, specify the location of the .cpm file.

Schematic Writer – Converting Schematic to EDIF 300

**4.** In the *Output File* text box, specify the name and the location of the file that will contain the schematic information in the EDIF 300 format.

To know more about the options in the *Schematic Writer* tabbed page, see <u>Appendix A</u>. "Schematic Writer."

#### **Using Schematic Writer from the Command Line**

The syntax for invoking the schematic writer from the command line is:

c2esch -proj <name of the cpm file> -out\_file <name\_of\_the\_output\_file>

# **Schematic Writer Output Files**

In addition to a translated design data file, with input objects mapped to output objects, EDIF 300 Writer produces log messages. These messages are written to a log file and also displayed on the screen.

- When you use *Schematic Writer* to run a translation, the software writes the log messages to the edbconfig.log file in <your\_working\_directory>/temp.
- The translation file is created at the specified location. By default, the output file name is c2esch.edif and it is created in your current working directory.
- Along with the translation file, another file, <output\_filename>.lst, is created in the same location as the translation file.

EDIF 300 Writer does not produce any output file if errors occur during translation. However, it does generate an output file if recoverable problems occur during translation. If warning messages appear in the log file, check the output file before you use it.

# **Functional Description**

This section lists the mapping of Allegro Design Entry HDL objects to EDIF 300.

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300                        |
|---------------------------------|---------------------------------|
| Property                        | Property                        |
|                                 | (property <propname></propname> |
|                                 | (string/integer)                |
|                                 | (nameInformation                |
|                                 | (primaryName))                  |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300                     |
|---------------------------------|------------------------------|
| Library                         | Library                      |
|                                 | (library <libname></libname> |
|                                 | (libraryHeader               |
|                                 | (edifLevel 0)                |
|                                 | (nameCaseSensitivity)        |
|                                 | (technology))                |
|                                 | (physicalScaling             |
|                                 | (schematicUnits              |
|                                 | (setAngle                    |
|                                 | (unitRef DEGS)))             |
|                                 | (figureGroup                 |
|                                 | (nameInformation             |
|                                 | (primaryName))               |
|                                 | (pathWidth)                  |
|                                 | (displayAttributes           |
|                                 | (textHeight)                 |
|                                 | (color)                      |
|                                 | (fontRef                     |
|                                 |                              |
|                                 | ))))                         |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300                                     |
|---------------------------------|--|
| Cell                            | Cell   |
|                                 | (cell <cellname></cellname>                  |
|                                 | (cellHeader                                  |
|                                 | (nameInformation                             |
|                                 | (property                                    |
|                                 |  |
|                                 |  |
|                                 | (cluster <clustername< td=""></clustername<> |
|                                 | (interface                                   |
|                                 | (interfaceUnits)                             |
|                                 | (designator "")                              |
|                                 | (port <portname></portname>                  |
|                                 | ( <portdirection>)</portdirection>           |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | <b>EDIF 300</b> |   |
|---------------------------------|-----------------|---|
| Instance                        | Instance        |   |
|                                 |                 | (instance <instance name=""></instance> |
|                                 |                 | (clusterRef <cluster name=""></cluster> |
|                                 |                 | (cellRef <cell name=""></cell>          |
|                                 |                 | (libraryRef <library name=""></library> |
|                                 |                 | (instanceWidth <iteration>)</iteration> |
|                                 |                 | (nameInformation                        |
|                                 |                 | (primaryName))                          |
|                                 |                 | (designator)                            |
|                                 |                 | {(property)                             |
|                                 |                 | (string)                                |
|                                 |                 | (nameInformation                        |
|                                 |                 | (primaryName )))}                       |
|                                 |                 | (instancePortAttributes                 |
|                                 |                 | (designator)                            |
|                                 |                 | (property                               |
|                                 |                 | (string))))                             |
|                                 |                 |   |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300   |
|---------------------------------|--|
| Note                            | Note (label)   |
|                                 | (annotate <string name=""></string>                  |
|                                 | (display   |
|                                 | (figureGroupOverride <a href="mailto:layerName"></a> |
|                                 | (displayAttributes                                   |
|                                 | (textHeight)   |
|                                 |  |
| Signal                          | Signal   |
|                                 | (signal <signame></signame>                          |
|                                 | (signalJoined  |
|                                 | (portInstanceRef)I                                   |
|                                 |  |
|                                 | (globalPortRef)l                                     |
|                                 | (nameInformation                                     |
|                                 | (primaryName)))                                      |
| Signal_Interface                | (signal <signame></signame>                          |
|                                 | (signalJoined  |
|                                 | (portInstanceRef)                                    |
|                                 |  |
|                                 | (portRef))   |
|                                 | (nameInformation                                     |
|                                 | (primaryName))                                       |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300   |
|---------------------------------|--|
| FLAG                            | schematicOffPageConnectorImplementation                |
|                                 | (schematicOffPageConnectorImplementation <name></name> |
|                                 | (schematicOffPageConnectorTemplateRef                  |
|                                 | (libraryRef <library></library>                        |
|                                 | (transform)))  |
|                                 | (nameInformation                                       |
|                                 | (primaryName))   |
|                                 | (property  |
|                                 | (string)   |
|                                 | (primaryName))   |
|                                 |  |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | <b>EDIF 300</b> |                                 |
|---------------------------------|-----------------|---------------------------------|
| Synonym                         | Synonym         |                                 |
|                                 |                 | (schematicRipperTemplate        |
|                                 | <name></name>   |                                 |
|                                 |                 | (schematicTemplateHeader        |
|                                 |                 | (schematicUnits                 |
|                                 |                 | (schematicMetric                |
|                                 |                 | (setDistance                    |
|                                 |                 | (unitRef))                      |
|                                 |                 | (property <propname></propname> |
|                                 |                 |                                 |
|                                 |                 | (nameInformation                |
|                                 |                 | (primaryName))                  |
|                                 |                 | (figure                         |
|                                 |                 |                                 |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object   | EDIF 300  |                  |
|-----------------------------------|-----------|------------------|
| Alias                             | (signal a |                  |
| (signal a is aliased to signal b) |           | (signalJoined    |
|                                   |           | (portInstanceRef |
|                                   |           | (instanceRef     |
|                                   |           | (nameInformation |
|                                   |           | (primaryName "a" |
|                                   |           | (signalGroup b   |
|                                   |           | (signalList      |
|                                   |           | (signalRef a))   |
|                                   |           | (nameInformation |
|                                   |           | (primaryName "b" |
|                                   |           | (nameStructure   |
|                                   |           | (complexName     |
|                                   |           | "b"))))          |
|                                   |           | )                |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| EDIF 300                                  |
|---|
| Drawing/Define                            |
| (schematicFigureMacro <name></name>       |
| (schematicTemplateHeader                  |
| (schematicUnits                           |
| (schematicMetric                          |
|   |
| (property                                 |
|   |
|   |
| (nameInformation                          |
| primaryName))                             |
|   |
| (figure                                   |
|   |
| (annotate "DRAWING"                       |
| (display                                  |
| (figureGroupOverride NOTE_LAYER           |
| (displayAttributes                        |
|   |
|   |
| ( It comes as (pageCommentGraphics        |
| (schematicComplexFigure                   |
| (schematicFigureMacroRef                  |
| (libraryRef STANDARD )) on instantiation) |
|   |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300                                       |
|---------------------------------|--|
| Page                            | Page   |
|                                 | (schematicImplementation                       |
|                                 | (page <pagecount></pagecount>                  |
|                                 | (pageHeader                                    |
|                                 | (nameInformation                               |
|                                 | (primaryName))                                 |
|                                 | (property ORIGUNITS                            |
|                                 | (string)                                       |
|                                 | (owner)  |
|                                 | (property ORIGHSGRID                           |
|                                 | (integer)                                      |
|                                 | (owner)  |
|                                 | (originalBoundingBox                           |
|                                 | (rectangle                                     |
|                                 | (pt)   |
|                                 | (pt)))   |
|                                 | (pageBorder                                    |
|                                 | (pageBorderTemplateRef <type_page></type_page> |
|                                 | (libraryRef STANDARD))                         |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300                                       |
|---------------------------------|--|
| Page Border                     | Page Border                                    |
|                                 | (pageBorderTemplate <type_page></type_page>    |
|                                 | (schematicTemplateHeader                       |
|                                 | (schematicUnits                                |
|                                 | (schematicMetric                               |
|                                 | (setDistance                                   |
|                                 | (unitRef))                                     |
|                                 | (noHotspotGrid)                                |
|                                 |  |
|                                 | (property ORIGUNITS                            |
|                                 | (string))                                      |
|                                 | (property                                      |
|                                 |  |
|                                 | (nameInformation                               |
|                                 | (primaryName <page_type>))</page_type>         |
|                                 | (originalBoundingBox                           |
|                                 | (rectangle (pt)(pt))                           |
|                                 | (property COMMENT_BODY(string)(nameInformation |
|                                 | (primaryName "COMMENT_BODY")))                 |
|                                 | (usableArea                                    |
|                                 | (rectangle(pt)(pt))                            |
|                                 | (figure  |
|                                 | (figureGroupOverride BODY_LAYER                |
|                                 | (pathWidth))                                   |
| Contambor 2022                  | 25 Product Varsion 2                           |

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300         |                          |
|---------------------------------|------------------|--------------------------|
| SLASH                           | SLASH            |                          |
|                                 | SLASH_1          | (schematicFigureMacro    |
|                                 | (schematicTempla | teHeader                 |
|                                 |                  | (schematicUnits          |
|                                 |                  | (schematicMetric         |
|                                 |                  | (setDistance             |
|                                 |                  | (unitRef UNIT0))         |
|                                 |                  |                          |
|                                 |                  |                          |
|                                 |                  | (property                |
|                                 |                  |                          |
|                                 |                  | (nameInformation         |
|                                 |                  | (primaryName             |
|                                 | "SLASH_1"))      |                          |
|                                 |                  | (originalBoundingBox     |
|                                 |                  | (rectangle               |
|                                 |                  | pointlist                |
|                                 |                  |                          |
|                                 | ,                |                          |
|                                 |                  | s (pageCommentGraphics   |
|                                 | (5               | schematicComplexFigure   |
|                                 | SLASH_1          | (schematicFigureMacroRef |
|                                 |                  | (libraryRef STANDARD))   |
|                                 |                  |                          |
|                                 |                  | )                        |
| September 2023                  | 36               | Product Version 23       |

Schematic Writer - Converting Schematic to EDIF 300

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| EDIF 300                                      |
|---|
| BIT TAP                                       |
| (schematicRipperTemplate <bit tap_2=""></bit> |
| (schematicTemplateHeader                      |
| (schematicUnits                               |
| (schematicMetric                              |
| (setDistance                                  |
|   |
| (property                                     |
|   |
| (nameInformation                              |
| (primaryName "BIT TAP_2")                     |
| (originalBoundingBox                          |
| (rectangle pointlist                          |
| (property BIT                                 |
| (string)                                      |
| (nameInformation                              |
| (primaryName "BIT")))                         |
| (property BODY_TYPE                           |
| (string "PLUMBING")                           |
| (nameInformation (primaryName "BODY_TYPE")))) |
|   |

Schematic Writer - Converting Schematic to EDIF 300

Table 3-1 Map Table for Allegro Design Entry HDL Objects into EDIF 300

| Allegro Design Entry HDL Object | EDIF 300  |
|---------------------------------|---|
|                                 | (ripperHotspot A_(hotspot (pt))                       |
|                                 | ((ripperHotspot B_(hotspot (pt))                      |
|                                 | (figure   |
|                                 | (path (pointlist                                      |
|                                 |   |
|                                 | ((propertyDisplay BIT                                 |
|                                 | (display  |
|                                 | (figureGroupOverride PROPERTY_LAYER (displayAttribute |
|                                 |   |

4


# Netlist Reader – Importing EDIF 300 Connectivity Data

This chapter discusses the following:


- Overview on page 40
- Using Netlist Reader on page 41
- Netlist Reader Output Files on page 42

# **Overview**

The EDIF 300 *Netlist Reader* lets you translate a netlist containing information about the format view of design data files from the EDIF 300 format into the Cadence database. When you use *Netlist Reader*, the graphical representation of the schematic is lost and only structure and connectivity information is preserved. Therefore, *Netlist Reader* should be used when you have EDIF 300 files that contain only logical connectivity or connectivity structure information.



The following figure shows all the information needed to translate an EDIF 300 file into a Cadence database file.



# **Using Netlist Reader**

You can invoke EDIF 300 *Netlist Reader* either from Project Manager or from an operating-system prompt.

# **Using Netlist Reader from Project Manager**

To invoke Netlist Reader of EDIF 300 from Project Manager,

- 1. Choose Tools > EDIF 300.
  - The *EDIF 300* dialog box appears.
- **2.** Select the *Netlist Reader* tab.
- **3.** In the *Netlist Reader* tabbed page, specify the EDIF source file and the name of the output directory. To know more about the options in the *Netlist Reader* tabbed page, see Appendix A, "Netlist Reader."
- 4. Click Run to start the translation.

# **Using Netlist Reader from the Command Line**

*Netlist Reader* of EDIF 300 can also be invoked in the batch mode from the command line. The syntax for invoking the Netlist Reader from the command line is given below:

e2conn -proj project file> [-out file <out file>]


#### Where

| project_file          | Specifies the location of the edif file   |
|-----------------------|---|
| <out_file></out_file> | Specifies the location and the name of the directory in which you want to save the Allegro Design Entry HDL design. |

# **Netlist Reader Output Files**

EDIF 300 Netlist Reader creates the following files:

# ■ Design directory in line with the Allegro Design Entry HDL architecture (lib:cell:view).



Under the design library, you have a cell with the design name that was specified in the source file. This cell has multiple views, such as sym\_1, sch\_1, and cfg\_package.

■ Log file, e2conn.log, which is placed in the temp folder of the design directory. This file contains the warnings and messages that were generated during translation.

**Note:** If you open the . cpm file generated using Netlist Reader, in Allegro Design Entry HDL, you will not be able to see any schematic. This is because EDIF 300 Netlist Reader reads only the connectivity information.

Netlist Reader - Importing EDIF 300 Connectivity Data

5

# Netlist Writer – Creating EDIF 300 Connectivity Data

This chapter discusses the following:


- Overview on page 46
- <u>Using EDIF 300 Netlist Writer</u> on page 47
- Netlist Writer Output Files on page 49

## **Overview**


Allegro Design Entry HDL EDIF 300 Netlist Writer lets you translate data from the Cadence database into the EDIF 300 format. When you use Netlist Writer to translate a cellview, the resulting EDIF 300 file contains only the connectivity information for that cellview, but not graphical information about the schematic.

The EDIF 300 file generated using the Netlist Writer can be used as an input to third-party simulators for simulating the design.

Allegro Design Entry HDL Schematic Data (Contains Graphical and Connectivity Information)



The following figure shows all the information needed to translate a Cadence database file into an EDIF 300 file.



# **Using EDIF 300 Netlist Writer**

You can use Netlist Writer of EDIF 300 Writer either from Project Manager or from the command line.

**Note:** Before translation, you must check and save the schematic in Allegro Design Entry HDL, to generate connectivity information. For more information, see *Allegro Design Entry HDL User Guide*.

# **Using Netlist Writer from the Command Line**

The syntax for running Netlist Writer in the batch mode is:

```
c2econn -proj project_file> [-out_file <out_file>] [-oversights] [-warnings]
[-single_node_nets] [-hier | -flat]
```

Where

project\_file Specifies the location of the cpm file

| <out_file></out_file> | Specifies the name and location of the output EDIF 300 file.   |
|-----------------------|--|
| -oversights           | This option is not functional.   |
|                       | This is an optional argument. Use it only if you want the oversights to be displayed.  |
| -warnings             | This option is not functional.   |
|                       | This is an optional argument. Use it only if you want the warnings to be displayed.  |
| -single_node_nets     | This option is not functional.   |
|                       | This is an optional argument. Use it only if you want a net with only one node to be left as a single-node net. By default, all single-node nets are removed.          |
| -hier   -flat         | Specify the expansion style. You can use either -hier to generate the EDIF 300 file in the hierarchical mode, or -flat to generate the EDIF 300 file in the flat mode. |

# **Using Netlist Writer from Project Manager**

To use Netlist Writer of Allegro Design Entry HDL EDIF 300 from Project Manager:

- **1.** Choose *Tools > EDIF 300*.
  - The EDIF 300 dialog box appears.
- **2.** Select the *Netlist Writer* tab.
- **3.** In the *Netlist Writer* tabbed page, specify the location of the EDIF source file and the name of the output directory. To know more about the options in the *Netlist Writer* tabbed page, see <u>Appendix A, "Netlist Writer."</u>
- **4.** Click *Run* to start the translation.

Any error or warning messages are printed to the screen, and the EDIF 300 file is created in the run directory.

Netlist Writer – Creating EDIF 300 Connectivity Data

The warning and error messages are also logged in c2econn.log in your current working directory.

# **Netlist Writer Output Files**

In addition to a translated design data file representing connectivity information, Allegro Design Entry HDL EDIF 300 Netlist Writer produces log messages. The messages are written either to a file or to the screen, depending on how you started the Netlist Writer.

When you use the *Netlist Writer* to run a translation, log messages are written to the c2econn.log file in your current working directory.

When the *Netlist Writer* is used from the command line, log messages are displayed on your screen.

The Netlist Writer reports two types of information in the message file:

- An error message indicates that EDIF 300 Writer had problems processing an EDIF 300 construct.
- A warning message indicates that EDIF 300 Writer found a recoverable problem.

The Netlist Writer does not produce any output file if errors occur during translation. However, it does generate an output file if a warning is generated during translation. If warning messages appear in the eo3conn.log file, check the output file before you use it.

Netlist Writer – Creating EDIF 300 Connectivity Data

A

# **Dialog Box Reference**

This section provides detailed explanations for each option in different tabbed pages of the *EDIF 3 0 0* dialog box.

# **Schematic Reader**

This tab is used to create a design directory from an EDIF 300 file. The design directory is created according to the Allegro Design Entry HDL (lib:cell:view) architecture.

EDIF Source File Specify the location of the EDIF 300 file

that is to be imported to Allegro Design

Entry HDL.

Output Directory Specify the location where the Allegro

Design Entry HDL design is to be created.

Dialog Box Reference

#### Overwrite Library

Select this option if you want that all the existing libraries with the same name should be overwritten when Allegro Design Entry HDL design is created.

When selected, this option overwrites only the cells within a library and not the entire library.

For example, consider that the *Output Directory* is specified as /home/test and the test folder has the 1sttl library with two cells: 1s08 and 1s04.

While generating schematic from an EDIF 300 file if the *Overwrite Library* option is not selected, the 1stt1 library will not be generated. But, if the option is selected, cells other than 1s08 and 1s04 that are used in the schematic will also get added to the 1stt1 library.

#### Overwrite Cells

Select this option when you want the cells in an existing library to be overwritten while importing schematic data from an EDIF 300 file.

By default, this option is selected.

#### Generate Flags

Select this option to generate Allegro Design Entry HDL-styled flag bodies for each of the interface signals.

By default, this option is not selected. When selected, flags will be generated on separate pages of the design.

Dialog Box Reference

Properties to Ignore Specify the properties that should be

ignored while importing a design into

Allegro Design Entry HDL.

By default, all properties are preserved.

Instance Name Select the way in which you want to put the

path property in the Allegro Design Entry HDL design. The setting you choose determines the translation of instance

names in the EDIF file.

Off When you specify OFF, instance names

are not translated.

On When you specify ON, the Allegro Design

Entry HDL property PATH is attached to each part and each part's EDIF instance name becomes the value for its PATH

property.

Default When you specify DEFAULT, the PATH

property of each part is set by default as in

Allegro Design Entry HDL.

Run Click to start the process of importing

schematic data from the EDIF 300 file to

Allegro Design Entry HDL.

Dialog Box Reference

# **Schematic Writer**

Schematic Writer is used to convert a Allegro Design Entry HDL design into the EDIF 300 format.

Project File Specify the location of the . cpm file of

the schematic design to be translated

into the EDIF 300 format.

Browse... Use this button to navigate to the .cpm

file.

Output File Specify the name and location of the

EDIF 300 file to be generated after the Allegro Design Entry HDL design is exported to the EDIF 300 format.

Browse... Use this button to navigate to the .cpm

file.

Run Click to start the process of importing

schematic data from the EDIF 300 file to

Allegro Design Entry HDL.

# **Netlist Reader**

Netlist Reader is used to create a design directory from an EDIF 300 file. The design directory is created according to the Allegro Design Entry HDL (lib:cell:view) architecture. The Allegro Design Entry HDL design created using a Netlist Reader provides only the connectivity information. For example, information, such as libraries used in the schematic design and how components are connected, will be available, but data related to the

Dialog Box Reference

schematic is not available. Therefore, after the process of importing EDIF 300 data to Allegro Design Entry HDL is completed, you will not get a schematic.

EDIF Source File Specify the location of the EDIF 300 file

that is to be imported to Allegro Design

Entry HDL.

Output Directory Specify the location where the Allegro

Design Entry HDL design is to be

created.

Overwrite Library Select this option if you want that all the

existing libraries with the same name should be overwritten when the Allegro Design Entry HDL design is created.

When selected, this option overwrites only the cells within a library and not the

entire library.

For example, consider that *Output*Directory is specified as /home/test
and the test folder has lsttl library

with two cells: 1s08 and 1s04.

While generating schematic from an EDIF 300 file, if the *Overwrite Library* option is not selected, the lsttl library will not be generated. But, if the option is selected, cells other than ls08 and ls04 that are used in the schematic will also get added to the lsttl library.

Overwrite Cells Select this option when you want the

cells in an existing library to be

overwritten while importing schematic

data from an EDIF 300 file.

By default, this option is selected.

Dialog Box Reference

Generate Flags Select this option to generate Allegro

Design Entry HDL-styled flag bodies for

each of the interface signals.

By default, this option is not selected. When selected, flags will be generated

on separate pages of the design.

Properties to Ignore Specify the properties that should be

ignored while importing a design into

Allegro Design Entry HDL.

By default, all properties are preserved.

Run Click to start the process of importing

schematic data from the EDIF 300 file to

Allegro Design Entry HDL.

## **Netlist Writer**

Netlist Writer is used to translate schematic data from Allegro Design Entry HDL into the EDIF 300 format. When you use Netlist Writer, the resulting EDIF 300 file contains only connectivity or netlisting information for the schematic design. The graphical information is not included in the EDIF 300 file.

Project File Specify the location of the .cpm file of the

schematic design to be translated into

the EDIF 300 format.

Browse... Use this button to navigate to the . cpm

file.

Dialog Box Reference

Output File Specify the name and location of the

EDIF 300 file to be generated after the Allegro Design Entry HDL design is translated into the EDIF 300 format.

Browse... Use this button to navigate to the . cpm

file.

Oversights This option is not functional and will be

phased out in the coming releases.

The Allegro Design Entry HDL EDIF 300 Netlist Writer generates an EDIF 300

netlist using default values.

Select this to display oversights. The OVERSIGHTS directive sets the value of

the global variable

KV\_oversight\_output to TRUE or

FALSE. Oversight message are

displayed only when

KV\_oversight\_output is set to

TRUE. A design may work even without

oversights messages being fixed.

Warnings This option is nonfunctional will be

phased out in the coming releases.

Select this to display warning messages

on the screen and in the log file.

Dialog Box Reference

Single Node Net This check box does not work. It will be

phased out in the coming releases.

Irrespective of whether or not the check box is selected, the output EDIF 300 file

does not change.

Select this when you want a net with only one node to be left as a single-node net.

Expansion Style Specifies the expansion style for the

EDIF 300 file.

Hierarchical Select this to generate an EDIF 300 file

in the hierarchical mode.

Flat Select this to generate an EDIF 300 file

in the nonhierarchical or flat mode.

Run Click to start the process of importing

schematic data from the EDIF 300 file to

Allegro Design Entry HDL.

В

# **Error Messages and Limitations**

Allegro Design Entry HDL EDIF 300 errors can be classified as the following types:

- EDIF Reader Errors
- EDIF Writer Errors

#### **EDIF Reader Errors**

If the input EDIF file contains any syntactic or semantic errors, the system will display one of the following error messages:

- No EDIF source file specified. Exiting.
- Empty file given as input! Exiting!!
- A cds.lib file exists in the output directory. It will be overwritten.
- Library < lib\_name > is defined as external file in your edif source. You will need to manually edit the cds.lib file created to include its definition.

## **EDIF Writer Errors**

If the problems with the design cause the Allegro Design Entry HDL EDIF 300 Writer to stop processing, the system will display one of the following error messages:

- <output directory> already has a cds.lib. This will be overwritten. Do you want to continue?
- <output directory> failed to create!

**Error Messages and Limitations** 

# Allegro Design Entry HDL EDIF 300 Translator Limitations

This sections lists various known limitations and problems for Allegro Design Entry HDL EDIF 300 translators.

#### **Problems after Translation**

- When you write a Allegro Design Entry HDL design into EDIF using c2esch and read it using e2cSch, the visibility of attributes is lost.
  - You can change the visibility manually. To do this, use the *Attributes* form in Allegro Design Entry HDL.
- When you use Allegro Design Entry HDL EDIF 300 translators, some of the properties are lost.
  - ☐ The Allegro Design Entry HDL command zoom fit does not work on a design after a round-trip.
  - ☐ The size value of slash (plumbing body) is always reset to 1 in a schematic round-trip.
  - ☐ When a Allegro Design Entry HDL design is written using c2eSch and read using e2cSch, the size of the font changes. This is only a display problem and no connectivity is lost.
  - □ When a Allegro Design Entry HDL design is written using c2eSch and read using e2cSch, the line style changes. Again, this is only a display problem and connectivity information is not lost.
  - Another known display problem is that when a Allegro Design Entry HDL design is written using c2eSch and is read using e2cSch, the justification of text changes.
- During the translation from Allegro Design Entry HDL to EDIF 300 files, BN properties attached to the tap bodies are lost.
  - Tap bodies, such as CTAP, have a property BN attached to their pins. The BN property is used to specify the bit tapped when ctap is instantiated in a design. In EDIF 300, all these tap bodies get translated to ripper templates. Ripper templates cannot have properties attached to their hotspots. Therefore, the generated EDIF 300 file does not have this information about the tapped bit number. Without this BN property, HDL-Direct is not able to correctly netlist the design. Allegro Design Entry HDL EDIF 300 Reader also fails to process this information.
- On Windows NT, Allegro Design Entry HDL EDIF 300 Schematic Reader is unable to create a schematic from the EDIF 300 file that has semantic problems.

**Error Messages and Limitations** 

- Schematic Writer cannot compile if the design name is in upper case. If a design is created with Project Manager with both design and project name in upper case, the Schematic Writer generates ERROR (50), and stops processing the design.
  - To overcome this error, change the design name to lower case in the .cpm file.
- In the EDIF 300 UI for Schematic Writer, the default path for the project file (.cpm) changes when you change the path for the output file.
  - To avoid this problem, use the *Browse* tab to change the path for the project file.
- If an EDIF file generated using the -flat option of Allegro Design Entry HDL EDIF 300 Netlist Writer is given as an input to the Netlist Reader, it does not create a proper verilog.v file.
- After completing a Allegro Design Entry HDL EDIF 300 Reader or Writer run, and while viewing the log file, the EDIF UI may hang. This occurs only on Solaris. You will have to kill all related processes and re-start Allegro Design Entry HDL EDIF 300 translators.
- Allegro Design Entry HDL EDIF 300 UI may crash on Windows 2000 immediately after the EDIF 300 netlist has been generated, though the tool works properly in the batch mode.

#### **Problems after a Schematic Round-Trip**

- After a Schematic Writer and Schematic Reader round-trip, pin names for symbols seem to be disassociated. They are not displayed close to their associated pins on the symbol.
- A 90-degree rotated text string in Allegro Design Entry HDL loses the rotation information after a round-trip and appears as unrotated text. This is a limitation of Allegro Design Entry HDL EDIF 300 Reader.
- The Standard library symbol DRAWING is missing in the round-trip solution. This is a limitation of Schematic Writer.
- Symbols for components with vectored pins is not proper. If the symbol for a component has vector pins, such as D<0>, D<1>, D<2>, and D<3>, after a round-trip, the EDIF schematic shows each of the input pins as D<3..0> and the output pins as Q<3..0>.

#### **Tool Limitations**

Allegro Design Entry HDL EDIF 300 translators do not support split parts. Therefore, if your design has two parts in a split group, in the EDIF 300 netlist generated using Allegro Design Entry HDL EDIF 300, they will appear as two parts and not one.

Error Messages and Limitations

- EDIF 300 Reader cannot handle case-sensitive cell names. This problem occurs because Allegro Design Entry HDL does not support such case-sensitivity with respect to cell names.
- The EDIF 300 interface cannot be used to migrate a Allegro Design Entry HDL schematic to OrCAD Capture.
- Netlist Reader does not read flag or plumbing properties. This is because these are not present in logical connectivity.
- Symbols with the property COMMENT\_BODY=TRUE is treated as a page border. This creates problems because EDIF allows only one page border per page.
- An EDIF 300 netlist generated after translating a multipage Allegro Design Entry HDL design is not correct. For a multipage design that contains an asymmetrical part, the Netlist Writer generates the EDIF 300 netlist only for page 1. When the netlist reader is executed on this EDIF 300 netlist, it only generates the page1.csv file. Also, the Netlist Writer gives a message regarding the non availability of page 2 and onwards nets.
- Allegro Design Entry HDL EDIF 300 Netlist Writer fails when run from the UI with options set. The Netlist Writer fails when it is run from Project Manager. The following message is displayed:

```
ERROR(210) Library/Cell path not found Path to Library project lib not found
```

You can run the EDIF300 netlist writer from the command line with the complete options set.

- The Netlist Writer does not support different versions of symbols. It uses only the first version of a symbol. A problem may arise if you have multiple versions of symbols in your libraries.
- The EDIF300 interface does not support vectored nets having negative indexes.
- If you have vectored buses in your design, EDIF 300 will generate incorrect syntax and range field. For example, if you have a bus A<5..0> in your design, the valid bits are A<5>, A<4>, A<3>, A<2>, A<1>, and A<0>. But, it may so happen that the generated EDIF file may have bit names that lie outside this range 5..0. For example, you may have a bit named A<8>.
- There are multiple representations of vector pins in the EDIF 300 netlist that is generated by Allegro Design Entry HDL EDIF 300 Writer (Schematic and Netlist). For a vector pin in the symbol, the pin designator comes only for a single pin. For example in IC LS191, the vector pin D<3..0> represents four pins, D<3>, D<2>, D<1>, and D<0>. But, the netlist shows the pin designator for only one pin D<3>.

The multiple representations for a vector signal, A<3..0>, are shown below:

**Error Messages and Limitations** 

#### First representation:

```
(signalGroup A_603_46_460_62
(signalList
(signalRef A_603_62)
(signalRef A_602_62)
(signalRef A_601_62)
(signalRef A_600_62))
```

#### Second representation:

```
(nameInformation
(primaryName "A<3..0>"
(nameStructure
(complexName
"A"
(nameDimension
(nameDimensionStructure
(sequence 3 0 (step 1)))
```

#### Third representation:

```
(signal A 603 62
(signalJoined
(portInstanceRef D 603 62
(instanceRef p1 I1)))
(nameInformation
(primaryName "A<3>"
(nameStructure
(complexName
"A"
(nameDimension
(nameDimensionStructure
3)))))))
(signal A 602 62
(signalJoined
(portInstanceRef D_602_62
(instanceRef p1 I1)))
(nameInformation
(primaryName "A<2>"
(nameStructure
(complexName
"A"
(nameDimension
```

**Error Messages and Limitations** 

```
(nameDimensionStructure
2)))))))
(signal A 601 62
(signalJoined
(portInstanceRef D 601 62
(instanceRef p1 I1)))
(nameInformation
(primaryName "A<1>"
(nameStructure
(complexName
"A"
(nameDimension
(nameDimensionStructure
1)))))))
(signal A 600 62
(signalJoined
(portInstanceRef D 600 62
(instanceRef p1 I1)))
(nameInformation
(primaryName "A<0>"
(nameStructure
(complexName
"A"
(nameDimension
(nameDimensionStructure
0)))))))
```

- Allegro Design Entry HDL EDIF 300 does not provide support for translating physical information, such as pin numbers.
- The EDIF 300 netlist generated by Allegro Design Entry HDL EDIF 300 writer does not represent implicit pins such as POWER or GND pins.

# Index

### E

e2csch <u>14</u> EDIF <u>8</u>

# F

functional description schematic reader 16 schematic writer 25

# Ν

netlist reader <u>54</u> netlist writer <u>56</u>

## 0

output files netlist writer <u>49</u> schematic reader <u>15</u>

# S

schematic reader <u>51</u>
functional description <u>16</u>
schematic writer <u>54</u>
functional description <u>25</u>