Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology, vtkQt, © 2000-2005, Matthias Koenig. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used solely for personal, informational, and noncommercial purposes;
- 2. The publication may not be modified in any way;
- 3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
- 4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

nown Problems and Solutions in Allegro X Layout Editors in
<u> Ilder Releases</u> 5
CCR 2859549: Segmentation fault shown on exiting Allegro X PCB Editor 5 CCR 2631494: Allegro ECAD-MCAD Library Creator is not opening on Windows 11 systems
CCR 2110045: Design Sync user interface does not read the location of the packaged folder
CCR 2104972: Duplicate canvas displayed on loading a saved UI setting (View - UI Settings) on Linux
CCR 2091550: Quickview does not show package symbols that are generated using releases earlier than 17.4-2019
CCR 323684: Two RF components do not connect completely
CCR 354941: Difficult to pick a cline point with the Edit - Vertex command on curved clines
CCR 323953: DFA_UPDATE changes circular PLACE_BOUND into rectangles . 7 CCR 329469: The wrong mate is selected while manually routing or sliding a via on a

Known Problems and Solutions in Allegro X Layout Editors in Older Releases

This document describes the known problems and solutions for the Allegro layout editors, Allegro X PCB Editor and Allegro X Advanced Package Designer (APD). The known problems and solutions (KP&S) listed in this document will be reviewed at regular intervals and updated when new issues arises or an existing issue is fixed. Up-to-date known problems and solutions are also published on <u>Cadence Online Support</u>.

CCR 2859549: Segmentation fault shown on exiting Allegro X PCB Editor

Description: A segmentation fault might occur when exiting Allegro X PCB Editor on a Linux system with an Nvidia GPU.

Solution: Set the value of the variable, _GLX_VENDOR_LIBRARY_NAME to nvidia.

CCR 2631494: Allegro ECAD-MCAD Library Creator is not opening on Windows 11 systems

Description: When you try to open Allegro ECAD-MCAD Library Creator on a Windows 11 system, the following error message is flagged:

The code execution cannot proceed because MSVCE120.dll was not found. Reinstalling the program may fix this problem.

Solution: This error message appears if Microsoft Visual C++ 2013 is not installed on the Windows 11 system. To resolve the error, download and install the Microsoft Visual C++ 2013 package from here.

Known Problems and Solutions in Allegro X Layout Editors in Older Releases

CCR 2110045: Design Sync user interface does not read the location of the packaged folder

Description: To run design sync between OrCAD Capture schematic and PCB Editor layout, you need to select the packager (* .pst) files. The Design Sync dialog does not read the location of packaged folder and throws an error.

Solution: Select a *pst*.dat* file inside the folder to select the packaged folder.

CCR 2104972: Duplicate canvas displayed on loading a saved UI setting (View - UI Settings) on Linux

Description: On loading a saved UI setting from *View – UI Settings* menu, a duplicate window might be displayed intermittently on Linux due to issues with graphics/communication protocol primitives of the operating system.

Solution: Resize the application window.

CCR 2091550: Quickview does not show package symbols that are generated using releases earlier than 17.4-2019

Description: The graphics for packages generated using an earlier release are not shown in the Quickview window in release 17.4-2019 because the <code>.psm(.dra)</code> attachments needed to display a quick view has been enhanced in release 17.4-2019.

Solution: Save the symbol files (.dra) generated using an earlier release in release 17.4-2019 to view graphics in Quickview window

CCR 323684: Two RF components do not connect completely

Description: When snapping an RF component to connect to another RF component, it appears that these two RF components are already connected, but, actually they are not completely connected. This happens because two RF components are connected on their edges rather than on their pins, which are shifted a bit towards the inside of the edge. Due to the griddles characteristics of RF design, two RF components may not be connected firmly on their edges. They may be overlapped or not connected at all with a tiny gap between the edges.

Solution: A workaround solution for this problem is to use *RF-PCB – Edit – Snap* to reconnect them.

Known Problems and Solutions in Allegro X Layout Editors in Older Releases

CCR 423324: Need to be able to manually trim RF Elements to maintain connectivity

Description: When importing ADS data, there can be connectivity errors due to resolution differences between Allegro and ADS databases. In ADS, seven decimal places are supported whereas in Allegro only four places are possible. This results in rounding off. An ability to check these connectivity issues using a 'trim' option to snap RF elements together is required. This task involves trimming back to remove an overlap, or, stretching to close an opening.

Solution: The workaround solution is to use RF-PCB-Edit-Snap to reconnect the RF circuit and shift the open gap/overlap to some single RF trace location, such as MLIN. Use RF-PCB-Edit-Change to stretch or reduce the length of the RF trace. Another possible solution to cover the gap is to add a short cline with the same width as the RF trace.

CCR 354941: Difficult to pick a cline point with the Edit - Vertex command on curved clines

Description: When modifying lines with rounded corners, and using *Edit - Vertex*, it is very difficult to select the rounded section of line. Several clicks are required to get the line to attach to the cursor. The line can be made of any number of classes (that is, Clines, Board Geometry, and so on.).

Solution: This is happening because the database unit is set to mm with high accuracy. This is causing an overflow when checking if a point is on the arc. Reduce the accuracy to correct the problem.

CCR 323953: DFA_UPDATE changes circular PLACE_BOUND into rectangles

Description: On running DFA_UPDATE on a part where the PLACE_BOUND is a circular shape, the DFA_BOUND_TOP is created as a rectangle.

Solution: Manually add the circular DFA_BOUND_TOP to the updated symbol. On running the DFA_UPDATE, Allegro PCB Editor tries to determine where the package side and end are. This decision is based on the longer/shorter dimensions of the package symbol. If Allegro PCB Editor cannot determine the side or end, such as a circular boundary, it uses the most conservative values and draws the DFA_BOUND as a rectangle around the extent of the circular boundary.

Known Problems and Solutions in Allegro X Layout Editors in Older Releases

CCR 329469: The wrong mate is selected while manually routing or sliding a via on a differential pair.

Description: When sliding vias on a differential pair, and selecting one of the vias, the wrong mate via is selected. Selecting the other via, of the initial expected pair, the correct via mate is selected to slide.

It is similar to route from discrete pins of a differential pair and the wrong pin to route with is being selected. When starting to route at a pair of resistors in a differential pair, the pin one side of the resistors should route together. However, when pin one of the first resistor is picked then pin two of the second resistor is automatically chosen. If you cancel the route and start on either of the resistors' pin two side, then the subsequent resistor's pin two becomes active as expected.

Solution: Use *Single trace mode* to individually slide the vias or start the routing of the pairs. In either of these cases, when routing or sliding, right-click to select the *Single trace mode*.