

---

# **Allegro Sigrity SI Flow Guide**

**Product Version 23.1**  
**September 2023**

© 2023 Cadence Design Systems, Inc.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro SI tools contain technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

---

# Contents

---

## 1

<u>Allegro Sigrity SI</u> .....	5
<u>Introduction</u> .....	6
<u>Licensing and Packaging</u> .....	6
<u>Allegro Sigrity Product Options</u> .....	6
<u>Cadence Sigrity tools</u> .....	7
<u>Launching Allegro Sigrity</u> .....	8

## 2

<u>Working with Cadence Sigrity Tools</u> .....	15
<u>Cadence Sigrity Tools</u> .....	16
<u>Calling Cadence Sigrity Tools from Allegro Sigrity SI</u> .....	18
<u>Opening Allegro Layout Files in Cadence Sigrity Tools</u> .....	25
<u>Generating Simulation Reports and Waveforms in SystemSI</u> .....	26
<u>Generating a Report</u> .....	26
<u>Generating a Waveform</u> .....	28
<u>Performing ERC and SRC Simulation</u> .....	31

## 3

<u>Assigning and Browsing Models in Allegro Sigrity SI</u> .....	33
<u>Overview</u> .....	34
<u>Working with Model Browser</u> .....	34
<u>Assigning Models</u> .....	37

## 4

<u>Integration with XtractIM</u> .....	41
<u>Overview</u> .....	42

## Allegro Sigrity SI Flow Guide

---

<u>Launching XtractIM from Allegro Sigrity SI</u> .....	42
<u>Preparing Package Information</u> .....	43
<u>Running XtractIM Simulation</u> .....	46

---

# Allegro Sigrity SI

---

This chapter covers the following topics:

- [Introduction](#)
- [Licensing and Packaging](#)
- [Launching Allegro Sigrity](#)

## Introduction

Allegro Sigrity SI (or Allegro Sigrity as used later in this chapter) is a product (PA5700) for the SI analysis of Allegro PCB, IC Package, and SiP designs. This product integrates Allegro with Sigrity's signal- and power- integrity and package analysis product offerings, which facilitate Power-Aware SI Analysis, Power Integrity, System-Level Serial Link Analysis, and Package Assessment and Model Extraction.

Allegro Sigrity features a layout editor for floorplanning, editing, routing, first order TD SI analysis, and SI related ERCs. Other core components include Constraint Manager and SigXplorer.

## Licensing and Packaging

The Allegro Sigrity SI product is available for the three database types: PCB, IC Package, and SiP. The common product options for all the databases are *Power Aware SI* and *Serial Link SI*. The *Package Analyze* option is only available for Package databases: IC Package and SiP.

### Important

In case, your SPB Installation and Allegro Sigrity SI installation are in different directories, ensure that the `sigrity_eda_dir` environment in the `<CDSROOT>/share/pcb/text/env` file points to the directory where Allegro Sigrity SI is installed.

## Allegro Sigrity Product Options

There are five product options available with Allegro Sigrity SI, which combine Cadence Sigrity tools and include CAD translators to support PCB and Package designs from all of the major vendors.

The available product options are:

- **Power-Aware SI**
- **Serial Link SI**
- **Design Planning**
- **Full GRE**
- **Package Analyze**

## Allegro Sigrity SI Flow Guide

### Allegro Sigrity SI

---

The packages include layout-based TD and FD simulation with or without ideal power, system-level simulation of parallel buses, and supporting tools for model conversion, extraction, and correction, all of the modeling and simulation capabilities needed for system-level channel analysis, 3D solvers, packages electrical assessment, and DC power analysis.

### Cadence Sigrity tools


The Cadence Sigrity tools included in the Allegro Sigrity SI license are:

- SPEED2000
- PowerSI
- 3D-EM
- PowerDC
- OptimizePI
- SystemSI – PBA
- SystemSI – SLA
- Broadband SPICE
- T2B
- XtractIM — Only with Allegro Sigrity SI (ICP) and Allegro Sigrity SI (SIP)
- 3D-EM
- PowerDC

## Launching Allegro Sigrity

To launch Allegro Sigrity using the Allegro Sigrity SI (PA5700) license:

- ➔ Choose *Cadence Release 17.2-2016 — Signal Integrity* from the *Start* menu.



OR

- ➔ Type `allegrosigritysi.exe` in the command prompt and press Enter.

This executable is located in the `<SPB_install_directory> - tools - bin` folder.

OR

1. Start any of the four layout editors, PCB, PCB SI, APD (ICP), or CDNSIP (SIP).




## Allegro Sigrity SI Flow Guide

### Allegro Sigrity SI

---

2. Choose *File – Change Editor* and select the *Allegro Sigrity SI* license.

The Allegro Sigrity SI Product Choices box offers the following product options:



If you select *Allegro Sigrity SI (for board)*, the following product options are available:

- *Power-Aware SI*
- *Serial Link SI*
- *Design Planning*
- *Full GRE*


If you select *Allegro Sigrity SI (for package)* or *Allegro Sigrity SI (for SiP)*, the following product options are available:

- *Power-Aware SI*
- *Serial Link SI*


# Allegro Sigrity SI Flow Guide

## Allegro Sigrity SI

### ■ Package Analyze



Depending on whether you want to use the product with board layout, package layout, or SiP layout, you can make a choice from the list along with the available product options. When you have made the selection, Allegro Sigrity SI is launched.



# Allegro Sigrity SI Flow Guide



## Allegro Sigrity SI

---

In the Allegro Sigrity environment, you can open your board/package/SiP design and start working with the Cadence Sigrity tools, which are available under the *Tools* and *Analyze* menus.

### Tools Available with Various Product Options:

#### ■ Allegro Sigrity SI (PCB)





# Allegro Sigrity SI Flow Guide

## Allegro Sigrity SI

---

### ■ Allegro Sigrity SI (ICP) - apd





# Allegro Sigrity SI Flow Guide

## Allegro Sigrity SI

---

### ■ Allegro Sigrity SI (SIP) - cdnsip



## **Allegro Sigrity SI Flow Guide**

### Allegro Sigrity SI

---

---

## Working with Cadence Sigrity Tools

---

This chapter covers the following topics:

- Cadence Sigrity Tools
- Calling Cadence Sigrity Tools from Allegro Sigrity SI
- Opening Allegro Layout Files in Cadence Sigrity Tools
- Generating Simulation Reports and Waveforms in SystemSI
  - Generating a Report
  - Generating a Waveform
- Performing ERC and SRC Simulation

## Cadence Sigrity Tools

You can launch the following tools from Allegro Sigrity SI:

- [SPEED2000](#)
- [PowerSI](#)
- [3D-EM](#)
- [PowerDC](#)
- [SystemSI-PBA](#)
- [System-SLA](#)
- [XtractIM](#)
- [Broadband SPICE](#)
- [T2B](#)

### ***SPEED2000***

SPEED2000 is available with Allegro Sigrity SI license with the *Power-Aware SI* option.

### ***PowerSI***

PowerSI is available with Allegro Sigrity SI license with the *Power-Aware SI* or *System-level Serial Link Analysis* options.

### ***3D-EM***

3D-EM is available with Allegro Sigrity SI license with the *Power-Aware SI* or *System-level Serial Link Analysis* options or Package Assessment and Model Extraction option license.

### ***PowerDC***

PowerDC is available with the SI license with the Package Assessment and Model Extraction options.



### ***SystemSI-PBA***

SystemSI-PBA is available with the SI license with the Power-Aware SI Analysis option.

### ***System-SLA***

SystemSI-SLA is available with the SI license with the System-Level Serial Link Analysis option.

### ***XtractIM***

XtractIM is available with the SI license with Package Assessment and Model Extraction options.

### ***Broadband SPICE***

Broadband SPICE is available with the SI license with the Power-Aware SI Analysis or System-Level Serial Link Analysis options. Broadband SPICE does not need a `.spd` file to launch.

### ***T2B***

T2B is available with the SI license with the Power-Aware SI Analysis or System-Level Serial Link Analysis options. T2B does not need a `.spd` file to launch.


**Note:** For detailed information on each of the tools, refer to the documentation of the respective tool.

## Calling Cadence Sigrity Tools from Allegro Sigrity SI

From within Allegro Sigrity SI, you can directly open Allegro board files (.brd), APD files (.mcm), and SIP files (.sip) in a Cadence Sigrity tool without having to first explicitly translate the files into the Cadence Sigrity tool's format.

**Note:** The Cadence Sigrity tools work with a translated database (.spd) from a variety of file formats.

1. Launch Allegro Sigrity SI and open a board.



2. Launch an Cadence Sigrity tool. For example, PowerSI.

You can launch the Cadence Sigrity tools from the following two menus:

- ❑ *Tools* – *<tool\_name>*: When the tool is launched from the *Tools* menu, it opens a blank workspace. You can create a new design or open an existing design.
- ❑ *Analysis* – *<tool\_name>*: When the tool is launched from the *Analysis* menu, first the *XNet Selection dialog box* appears where you select the nets and Xnets to be analyzed. The Allegro layout is then internally translated and opened in the desired Cadence Sigrity tool.

When you choose to launch any of the Cadence Sigrity tools from the *Analysis* menu, the XNet Selection dialog appears.

### **Selecting XNets for Analysis**


You can select the nets or Xnets from the available nets and launch the appropriate Cadence Sigrity tool to analyze the selected nets.

- 3.** Select the required XNets.

## Allegro Sigrity SI Flow Guide

### Working with Cadence Sigrity Tools

You can also set a few preferences before launching Cadence Sigrity tools from within Allegro Sigrity SI.



**Table 2-1 XNet Selection Dialog**

Option	Description
<i>XNets to analyze</i>	Specify whether to analyze the selected XNets or all the XNets in the entire design.
<i>Available XNets</i>	Displays a list of all the XNets in the design.
<i>Selected XNets</i>	Displays a list of selected XNets from the design.

## Allegro Sigrity SI Flow Guide

### Working with Cadence Sigrity Tools


---

<i>Apply</i>	Saves the XNet selection for later commands and analysis.
<i>Preferences</i>	Launches the <u>Preferences Dialog</u> to change the settings for opening the layout file in the Cadence Sigrity tool.

### Setting Preferences to Export Allegro Layout to Cadence Sigrity Tools

You can set these preferences and parameters in the *Preferences* dialog.

4. To launch the Preferences dialog, click the *Preferences* button in the XNet Selection dialog box.



**Table 2-2 Preferences Dialog**

Option	Description
<i>Translated MIXED Layer to</i>	<p>Determines how to translate mixed layers in the Allegro layout file to the Allegro Sigrity format. <i>Plane Layer</i> is selected by default.</p> <ul style="list-style-type: none"> <li>■ <i>Plane Layer</i>: The MIXED layers are translated to Plane layers. Traces on these layers are ignored.</li> <li>■ <i>Plane or Signal</i>: The translator checks if the MIXED layer contains traces. If traces are found, it translates the layer to a Signal layer. Else, it translates the layer to a Plane layer.</li> <li>■ <i>Signal</i>: The MIXED layers are translated to Signal layers.</li> </ul>
<i>Allow patches on Signal layers</i>	Translates patches on signal layers. This option is selected by default.
<i>Distinguish shapes of different nets by color</i>	The translator assigns shape components of nets with colors of the selected nets. If this option is unchecked, the translator assigns shape components with the default color of the shape. This option is selected by default.
<i>Add pseudo plane(s) if lack of plane or patch</i>	<p>The translator adds an extra pair of Planes to the bottom of the structure in the output file, if all metal layers do not have patches.</p> <p>If only one metal layer has patches, an extra metal Plane layer is added to the bottom of the structure in the output file.</p>
<i>Append net name to objects</i>	The translator adds net names to object names. This option is selected by default.
<i>Include elements with no net names</i>	Translates elements without net names. If this option is cleared, the translator will NOT translate elements without net names. This option is selected by default.
<i>Create Partial Ckt Names based on Component Part Number</i>	The translator creates partial Ckt names based upon component part number.
<i>Calculate via plating using 'Drill/Slot symbol' value</i>	The translator uses the "Drill/Slot hole" as the outer diameter and "Drill/Slot symbol" as inner diameter.


<b>Option</b>	<b>Description</b>
<i>Split vias into several 2-layer vias</i>	The translator splits vias into several 2-layer vias to show inner pads (pad on all layers).
<i>Translate antipads as voids</i>	Translates antipads as voids.
<i>Translate only voltage nets</i>	Translates only voltage nets.
<i>Treat pad on dielectric layer as drill</i>	The translator treats a pad on the dielectric layer as drill. This option is selected by default.
<i>Unionize traces shorter than</i>	The translator discards any traces shorter than this value. The default value is 0 mm, implying that by default no traces are discarded.
<i>Maximum arc length replaced by line segments</i>	Translates arcs to line segments of this value or shorter to ensure smooth appearance. The default value is 0.2 mm.
<i>Name affix</i>	<p>The translator adds this string in the field to the names of all the layers, nodes, vias, and traces.</p> <p>This option is useful when you combine two .spd files together.</p>

5. Click *OK* to close the Preferences dialog.
6. Click *OK* in the XNet Selection dialog to launch the Cadence Sigrity tool.

# Allegro Sigrity SI Flow Guide

## Working with Cadence Sigrity Tools

The Sigrity tool launches.






## Opening Allegro Layout Files in Cadence Sigrity Tools

You can also open the Allegro layout files (.brd, .mcm, and .sip) directly from the Cadence Sigrity tools.

1. Choose *File – Open*.
2. In the Open dialog, browse to the location which stores the Allegro layout files.
3. Select the file type as .brd, .mcm, or .sip.

The available layout files of the selected file type will be listed.

4. Click *Open* to open the layout file in the Cadence Sigrity tool.




## Generating Simulation Reports and Waveforms in SystemSI

From Allegro Sigrity SI, you can create reports and waveforms on selected nets. The reports and waveforms are generated and displayed in SystemSI. Use the Signal Analysis dialog to generate reports and waveforms.

### Generating a Report

To generate a report:

1. Choose the *Analyze – Probe* menu.
2. In the Signal Analysis dialog, select the desired net, driver pin, and load pin.



3. Click the *Reports* button.
4. Ignore errors, if any, and continue.

## Allegro Sigrity SI Flow Guide

### Working with Cadence Sigrity Tools

---

5. In the Analysis Report Generator dialog, specify the report type and simulation preferences based on requirements.




The image shows the 'Analysis Report Generator' dialog box. It has a title bar with a red and blue icon, the text 'Analysis Report Gener...', and standard window controls (minimize, maximize, close). The dialog is divided into several sections:

- Report Types:** Contains five checkboxes: 'Waveform Quality' (checked), 'Estimated Crosstalk', 'Parasitic', 'Delay', and 'Simulated Crosstalk'.
- Fast/Typical/Slow Mode:** Contains five checkboxes: 'Fast', 'Typical' (checked), 'Slow', 'Fast/Slow', and 'Slow/Fast'.
- Primary Net:** Contains two dropdown menus: 'Net Selection:' set to 'All Selected Nets' and 'Driver Selection:' set to 'Fastest Driver'.
- Aggressor:** Contains three dropdown menus: 'Switch Mode:' set to 'Odd', 'Net Selection:' set to 'All/Group Neighbors', and 'Driver Selection:' set to 'Fastest Driver'.
- Stimulus:** Contains three radio buttons: 'Pulse' (selected), 'Rise/Fall', and 'Custom Stimulus'. There is an 'Assign...' button next to 'Custom Stimulus'.
- Options:** Two checkboxes at the bottom: 'Use Timing Window' and 'Save Circuit File', both are unchecked.
- Buttons:** At the bottom are four buttons: 'Create Report' (highlighted with a blue border), 'OK', 'Cancel', 'Preferences...', and 'Help'.

6. Click *Create Report*.

SystemSI is called and the report is generated and displayed in the SystemSI report viewer.



## Generating a Waveform

Just as you generated and displayed a report in SystemSI, you can also generate and view a waveform in SystemSI.


To generate a waveform, perform the following steps:

1. Back in the Signal Analysis dialog, click *Waveforms*.
2. In the Analysis Waveform Generator, make the desired choice for either a *Reflection* or a *Crosstalk* report.
3. Click *Create Waveform*.

## Allegro Sigrity SI Flow Guide

### Working with Cadence Sigrity Tools

The simulation starts and when it completes, the names of the generated waveforms appear in the Analysis Waveform Generator dialog.




4. Select a waveform from the list and click *View Selected Waveform(s)*.

## Allegro Sigrity SI Flow Guide

### Working with Cadence Sigrity Tools

The waveform is displayed in the SystemSI's waveform viewer.




## Performing ERC and SRC Simulation

You can launch SPEED2000 from the *Analyze* menu to perform trace impedance/coupling/reference check simulation (ERC) and SI metrics check simulation (SRC).

1. Choose *Analyze – ERC - SRC*. The *XNet Selection dialog box* appears.
2. Select the nets and Xnets to be analyzed and click *OK*.

SPEED2000 Generator launches with the *ERC - Trace Imp/Cpl/Ref Check* layout check mode enabled.



You can click *SRC - SI Metrics* in the workflow pane to change the layout check mode and perform SI metrics check.

# **Allegro Sigrity SI Flow Guide**

## Working with Cadence Sigrity Tools

---



---

## Assigning and Browsing Models in Allegro Sigrity SI

---

This chapter covers the following:

- [Overview](#)
- [Working with Model Browser](#)
- [Assigning Models](#)

## Overview

You use the SI Model Browser to manage your libraries of device and interconnect models, and launch Model Editor. You can also use SI Model Browser to specify which IBIS, device, and interconnect libraries you want the tool to access, as well as the order of library access.

## Working with Model Browser


The tabbed interface of the SI Model Browser accommodates three model types, IBIS, ESpice, and IML. Each tab contains a field for filtering the listed models, as well as a button to set the library search path of the model and to set its associated file extensions.

- ➔ To access the SI Model Browser dialog box from Allegro Sigrity SI, choose *Analyze – Model Browser*.

## Allegro Sigrity SI Flow Guide

### Assigning and Browsing Models in Allegro Sigrity SI

The Model Browser is displayed.



Use the SI Model Browser to specify the IBIS, device, and interconnect libraries used by the simulator during signal analysis. These libraries contain the DML, IBIS, Spice, HSpice, SPECTRE, and interconnect (IML) models used by the simulator to build circuit simulations. Other associated dialog boxes launched from the SI Model Browser enable you to create and edit device and interconnect models contained in these libraries.

**Note:** You can select multiple model files so that multiple files can be parsed at once.


- **Edit** – Click the *Edit* button to open a text editor for the selected model.
- **Set Search Path** – Click this button to launch the Set Model Search Path dialog. In this dialog, you can specify the directories in which to search for signal models, and their

## Allegro Sigrity SI Flow Guide

### Assigning and Browsing Models in Allegro Sigrity SI

---


search order. You can manage the search path and file extensions for all model formats here.



## Assigning Models

Use the Signal Model Assignment dialog box to assign signal models to design components.

- ➔ To open the Signal Model Assignment dialog, choose *Analyze – Model Assignment*.  
Ignore errors, if any.



### ***Devices Tab***

Use the Devices tab to assign device models to components; automatically or manually. You can access the Model Browser to find device models, modify existing models before assigning them, and create new models. You can also load and save the Assignment Mapping file for the design

### ***BondWires Tab***

Use the BondWires tab to locate and assign trace models to bondwire connections. You can also modify trace models using the Model Browser.

### ***RefDesPins Tab***

Use the RefDesPins tab to assign IOCell models to specific pins. You can also assign models to pins that have a selection of programmable buffer models.

### ***Connectors Tab***

Use the Connectors tab to assign coupled connector models to components such as male/female connectors, PCI slots, and other components that connect one design to another.


- ***Auto Setup*** – Use this to automatically assign device models to simple components such as capacitors and resistors using the device type prefix as a reference. In order for automatic model assignment to succeed, components must have reasonable value property data in the design database.

## Allegro Sigrity SI Flow Guide

### Assigning and Browsing Models in Allegro Sigrity SI

---

- **Create Model** — Click this button to create an ibis Device or ESpice Device model. Clicking this button opens the Create Espice Device Model dialog box.



The **Create Device Model** dialog box contains a **Device Properties** section with the following fields:


RefDes	U7
Device Type	74-245_20P_SOIC127P1028X265-20N_IC_74ACT245_EMA
CLASS	IC
VALUE	74ACT245
TERMINATOR_PACK	FALSE
Pin Count	20

Below the properties section are two radio buttons:

- ☐ Create IbisDevice model
- ☒ Create ESpiceDevice model

At the bottom are three buttons: **OK**, **Cancel**, and **Help**.

If you select the *Create EspiceDevice Model* radio button and click **OK**, the *Create Espice Device Model* dialog is displayed where you define an Espice device model.



The **Create ESpice Device...** dialog box contains the following fields:

- ModelName**: Text box containing `74-245_20P_SOIC127P1`
- Circuit type**: Dropdown menu showing **Resistor**
- Value**: Text box
- Single Pins**: Text box
- Common Pin**: Text box


At the bottom are three buttons: **OK**, **Cancel**, and **Help**.

## Allegro Sigrity SI Flow Guide

### Assigning and Browsing Models in Allegro Sigrity SI

---

If you select the *Create ibisDevice Model* radio button and click *OK*, the *Create IBIS Device Model* dialog is displayed where you define an IBIS device model.



The **Create IBIS Device Model** dialog box is shown. It contains the following fields and controls:

- ModelName**: 74-245\_20P\_SOIC127F
- Pin Count**: 20
- Pin Parasitics**: R, L, C (each with an empty text box)
- IOCell Model**:
  - IN**: CDSDefaultInput\_2p5v
  - OUT**: CDSDefaultOutput\_2p5v
  - BI**: CDSDefaultIO\_2p5v
  - TRI**: CDSDefaultTristate\_2p5v
  - OCL**: CDSDefaultOpenDrain
  - OCA**: CDSDefaultOpenSource
- Power**: POWER
- Ground**: GND
- Pins**:
  - Line 1: 1 10
  - Line 2: (empty)
  - Line 3: 11 12 13 14 15 16 17 18 2 3 4 5 6 7 8 9
  - Line 4: (empty)
  - Line 5: (empty)
  - Line 6: (empty)
- Buttons**: OK, Cancel, Help



---

## Integration with XtractIM

---

This chapter covers the following:

- [Overview](#)
- [Launching XtractIM from Allegro Sigrity SI](#)
- [Preparing Package Information](#)
- [Running XtractIM Simulation](#)


## Overview

When you launch XtractIM from Allegro Sigrity SI for a package design, the workflow setup information of XtractIM is automatically completed by accessing package information stored in the design. The package information includes package type recognition, component classification, power/ground nets identification and solder ball/bump geometry.

## Launching XtractIM from Allegro Sigrity SI

You can launch XtractIM from Allegro Sigrity SI in two modes, XtractIM GUI mode and Batch mode. When you launch XtractIM from Allegro Sigrity SI, the *3-D Interconnect Modeling dialog* appears. This is where you specify the mode in which you want to launch XtractIM.


1. Run Allegro Sigrity SI (for package) with the *Package Analyze* product option.



## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

#### 2. Open the package file `fc_demo.mcm`.




## Preparing Package Information

Before you launch XtractIM from Allegro Sigrity SI, you need to prepare the packaging information for it to be usable in XtractIM. Start with classifying the component type.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

1. Choose *Logic — Edit Part List* to check the component class.



At least one component in the setup must be classified as IO type. Other Die components should be classified as IC type.

Next, you need to set up power and ground nets which will be used as reference nets in running simulation in XtractIM.


2. Choose *Logic – Identify DC Nets* to set appropriate DC value for power and ground nets.

The nets for which voltage is specified (DC nets) are recognized as power and ground nets in XtractIM.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM


In this example, VDD and VDD\_15 are the power nets and VSS is the ground net. With the DC value in nets, they will be recognized as power and ground nets in XtractIM.



## Running XtractIM Simulation

Next you need to set up solder ball and bump geometry.


1. Choose *Analyze — XtractIM — Extraction*.



## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

#### 2. Click *Parameters*.



#### 3. In the *Bump* tab, select a die component from the *Die Component* drop-down list box, to set up bump geometry. In this example, *FCHIP* is used to set up the bump geometry.

### Bump Tab

#### Option

#### Description

*Die Component*


- **FCHIP:** A flip chip is used as the die component.

**Note:** If no value is specified, XtractIM uses the component defined in the layout. You can also choose the die component in XtractIM.


*Die Orientation*

Specifies the orientation of the solder bumps. It can be set to:

- **chip-up:** The die is placed on the same side as the solder bumps.



- **chip-down:** The die is placed on the opposite side of the solder bumps.



**Note:** If no value is specified, XtractIM uses the orientation defined in the layout. You can also set the die orientation in XtractIM.

*Dmax*

Specifies the maximum diameter for the solder bumps.

#### **Important**

Using a value that is too large risks solder bump overlap.



## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

---


Option	Description
<i>D1</i>	Specifies the bottom diameter of the solder bumps.  <b>Note:</b> This value must be less than or equal to <i>Dmax</i> .
<i>D2</i>	Specifies the top diameter of the solder bumps.  <b>Note:</b> This value must be less than or equal to <i>Dmax</i> .
<i>HT</i>	Specifies the height of the bumps.
<i>Conductivity</i>	Specifies the conductivity for the solder bumps.

**Note:** A value of zero for *Dmax*, *D1*, *D2*, or *HT* indicates that the bumps are not modeled in the layout. However, XtractIM uses 1/4<sup>th</sup> of the value of the component pin pitch as the default value of *Dmax*, *D1*, and *D2*. And, it uses 100 $\mu$ m as the default value of *HT*.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

- To set up the solder ball geometry, select the *Ball* tab and specify the values for the parameters.



### Ball Tab

#### Option

*Dmax*

#### Description

Specifies the maximum diameter for the solder balls.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

---

Option	Description
<i>D1</i>	Specifies the bottom diameter of the solder balls.  <b>Note:</b> This value must be less than or equal to <i>Dmax</i> .
<i>D2</i>	Specifies the top diameter of the solder balls.  <b>Note:</b> This value must be less than or equal to <i>Dmax</i> .
<i>HT</i>	Specifies the height of the balls.
<i>Conductivity</i>	Specifies the conductivity for the solder balls.

**Note:** A value of zero for *Dmax*, *D1*, *D2*, or *HT* indicates that the balls are not modeled in the layout. However, XtractIM uses 1/4<sup>th</sup> of the value of the component pin pitch as the default value of *Dmax*, *D1*, and *D2*. And, it uses 500 $\mu$ m as the default value of *HT*.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

---

5. To set up the bondwire modeling compound relative permittivity, select the *Bondwire* tab.



By default, the *Modeling Compound Relative Permittivity (Er)* is set to 3.

You can either specify another value manually. Or, choose a compound from the drop-down list box, and the relative permittivity is set accordingly.

6. Click *OK* to close the dialog.
7. Back in the XtractIM Package Modeling - Net Selection dialog, set the extraction frequency. The default value is 100MHz.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

---

Note that there are two modes to start XtractIM:


- ❑ *Batch mode*: In the batch mode, you need to select the nets to be analyzed and specify the extraction frequency. The workspace file (`.ximx`) is automatically generated based on the APD/SiP database and XtractIM is run in batch mode. The RLCG and SPICE model are generated in the same job folder.
- ❑ *GUI mode*: In the GUI mode, the workflow setup is automatically completed when launching XtractIM from Allegro Sigrity SI. The workspace file (`.ximx`) is automatically generated based on the APD/SiP database for the selected nets. You can then proceed to run XtractIM in either extraction or electrical performance assessment modes.

GUI mode is selected by default.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

8. Click *Next*. The XtractIM Package Modeling - Net Selection dialog appears.




Here you can classify the nets as Power Nets, Ground Nets, or Signal Nets.

9. Click *OK*.

## Allegro Sigrity SI Flow Guide

### Integration with XtractIM

XtractIM is launched with the complete package setup done, and it is ready for model extraction and electrical performance assessment.



However, if you start XtractIM in *Batch mode*, XtractIM Model Extraction is run in the background and the RLC table and SPICE and IBIS mode are generated in the same folder as the package design.