Product Version 23.1 September 2023 © 2023 Cadence Design Systems, Inc.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro Platform Products contain technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seg. or its successor

## **Contents**

Signal Analysis using Sigrity Aurora	1
Software Prerequisites	1
Using PCB Editor with the Sigrity Aurora License	2
Performing Layout-Level Analysis in Allegro IDA	3
Performing System-Level Analysis in TopXplorer	6

Sigrity<sup>™</sup> Aurora is a signal and power integrity solution integrated into the Allegro® front-to-back PCB design environment.

The purpose of Sigrity Aurora is to enable PCB design engineers to check for potential SI problems within the Allegro environment. It provides analysis in two environments:

- Layout-level analysis in the Allegro IDA (In-Design Analysis) environment
- System-level analysis in the Topology Explorer schematic environment

There are also integrated links between the layout and topology environments that help extract signals from Allegro IDA into Topology Explorer, and capture and pass constraints from Topology Explorer to the PCB Editor design.

Some of the intended use models for Sigrity Aurora are:

- Pre-design floorplanning, feasibility trade-offs, and topological solution space exploration to develop design constraints
- Fast in-design analysis, bringing analysis and result access to the design environment, where design changes can be rapidly made and re-analyzed, to minimize iterations and reduce design cycle time
- Post-layout screening and full-board post-route SI/PI analysis, where large portions of the design can be quickly analyzed for potential problems and outliers can be reviewed and addressed before handing off the design for final sign off with the Sigrity Advanced SI and Advanced PI solutions by SI/PI analysis experts.

### **Software Prerequisites**

To use Sigrity Aurora, Allegro IDA, Topology Explorer, or SystemSI products from Allegro schematic or layout editors, you require **both** the following installations:


- Sigrity 2019 Hotfix 001 or higher
- OrCAD® and Allegro® Release 17.40-2019 QIR1 or higher

When you install Sigrity 2019 Hotfix 001 or higher, the SIGRITY\_EDA\_DIR variable is set to point to the installation location. This variable is used by the Allegro schematic and layout editors to access the Sigrity 2019 installation when using Sigrity Aurora, Allegro IDA, Topology Explorer, or SystemSI products.

## **Using PCB Editor with the Sigrity Aurora License**

To perform layout-level analysis and system-level analysis from within PCB Editor, perform these steps:

- 1. Launch PCB Editor
- 2. Choose the Sigrity Aurora license.
- **3.** Select both the product options as shown.



- 4. Set Use as Default, if needed
- 5. Click OK.

#### Signal Analysis using Sigrity Aurora

PCB Editor is launched.

6. Open a design.

The Sigrity technology driven high-speed analysis and checking environment is now available that provides analysis and checking capability as workflows.

#### Performing Layout-Level Analysis in Allegro IDA

Workflows for the following six analyses types are available from PCB Editor:

- Impedance
- Coupling
- Crosstalk
- Return Path
- Reflection
- IR Drop


Before running any of these analyses, use the Design Setup Workflow to set up and audit your design. It is important that the PCB design is correctly setup before the advanced IDA screens are run. In the Design Setup Workflow, you can set up the cross-section, DC nets, components, XNets, and differential pairs in the design. You can then save the design with the setup changes.

To perform layout-level analysis using Allegro IDA:

1. Choose Analyze - Workflow Manager.


#### Signal Analysis using Sigrity Aurora

The *Analysis Workflows* panel opens. These easy-to-use workflows are for first pass screens to check for potential SI and PI problems within the Allegro environment without the need of another tool.



You can dock this panel in any margin.

2. Open the Design Setup Workflow drop-down list.




The options in the workflow pane change depending on the analysis selected.

To learn more about the workflows, see the <u>Allegro Integrated Analysis and Checking</u> chapter in the <u>Routing the Design</u> user guide.

#### Performing System-Level Analysis in TopXplorer


To export a topology for SI analysis into TopXplorer:

1. Choose Setup – Application Mode – SI/PI Analysis.




You can also right-click the layout canvas or from the status bar of the Sigrity Aurora window as shown.

#### Right-click on canvas




**Status Bar** 




You can now extract the topology of any net in TopXplorer.

2. Right-click the net and choose *Net – View Topology*.



TopXplorer opens in the SI Exploration workflow with the topology displayed in the canvas:



The SI Exploration workflow is targeted for general-purpose signal integrity analysis, optionally including non-ideal power effects. To learn more about the SI Exploration workflow, see the *Using SI Exploration Workflow* chapter in the *Topology Explorer User Guide*.