

# **Embedded Component Design Best Practices**

**Product Version 23.1**  
**October 2023**

© 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America. Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Allegro PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. vtkQt, © 2000-2005, Matthias Koenig. All rights reserved.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.

**Restricted Print Permission:** This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used solely for personal, informational, and noncommercial purposes;
2. The publication may not be modified in any way;
3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

---

# Contents

---

<u>Embedded Component Design</u>	5
<u>Introduction</u>	5
<u>Licensing</u>	6
<u>Terminology</u>	7
<u>Front to Back Flow Considerations</u>	8
<u>Drawing-Level Property Alternative</u>	8
<u>Applying a Drawing-level Property</u>	8
<u>Property List</u>	10
<u>PCB Library Considerations</u>	11
<u>Embedded Layer Setup</u>	12
<u>Summary</u>	20
<u>Adding Embedded Properties</u>	21
<u>Embedded Component Parameters</u>	23
<u>Direct Attach Method</u>	23
<u>Indirect Attach Method</u>	25
<u>Embedded Component Constraints</u>	26
<u>Summary</u>	29
<u>Embedded Geometry Subclasses</u>	29
<u>Placement Applications</u>	32
<u>Interactive Placement</u>	32
<u>Quickplace</u>	34
<u>Placement Edit Application Mode</u>	35
<u>Cavities</u>	36
<u>Reports</u>	39
<u>Manufacturing Output</u>	41
<u>SKILL</u>	43

## Embedded Component Design

---

---

# Embedded Component Design

---

## Introduction


With increased market demands for smaller and lighter products, improved performance and higher speeds, it may become necessary to consider the embedding of passive or even active components within the inner substrates of the PCB. If you are designing product that essentially can be held in your hand, perhaps ones used in mobile applications or a consumer electronic device like a digital camera, embedded component technology may be in your product road map plans. This chapter covers the best practices for embedded component design using the Allegro PCB Editor. It may or may not be closely linked to the processes used by the fabricator you partner with. It is likely that your fabricator has patented a process for embedded component manufacturing. The methods on how components are mounted and logically connected to the formation of cavities may differ from vendor to vendor. As always, the best advice for advanced PCB Design whether that be HDI, Flex or Embedded is to work closely with the fabricator who may own the Allegro layout design tools. They can advise on the proper parameter and constraint settings that best accommodate their process flow.

# Embedded Component Design

## Embedded Component Design

### Licensing

Embedded Component Design is enabled using either the Enterprise, Venture or Miniaturization product option.



## Terminology

---

Direct Attached (soldered)	The manufacturing technology where the components are soldered directly to an internal layer. One way to visualize this is to think of assembling a traditional PCB with the components on the external surface(s) and then laminating more layers on top of the components.
Indirect Attach (glued)	The manufacturing technology where the components are suspended in the dielectric material between the layers. The electrical connections are made by creating holes through the layers to the component pins and then plating those holes.
Body Up	The packaged part body is oriented toward the Top surface of the PCB. Fabricators may call this <i>Face Up</i> .
Body Down	The packaged part body is oriented toward the Bottom surface of the PCB. Fabricators may call this <i>Face Down</i>
Cavity (closed)	The space around the embedded component in the dielectric between two etch layers. The XY dimensions of the cavity are driven by the size of the component and other manufacturing rules. In most applications, the cavity will be between two adjacent layers; however, multilayer cavities will be supported.
Cavity (open)	A blind hole in the substrate in which components are placed. This hole is open to one of the external substrate surfaces and may be several layers deep. The cavity will often have progressively smaller lengths and widths from the external surface to the depth of the cavity.
IPC-7092	Standard for Embedded Device Printed Circuit Boards (In process)
Hermes	High-density integration by Embedding chips for Reduced size Modules and Electronic Systems.  EU-funded project designed to enhance the performance of PCBs by using embedded chips to integrate additional functions.

---

## Front to Back Flow Considerations

The schematic to PCB design flow may differ between companies as well as between PCB and Packaging Design. For that reason, you may choose to enable the use of embedded components from the front-end Cadence tools or to exclude front-end requirements and drive completely within the PCB Editor or Packaging tools.

The overall functionality associated with Embedded Component Design is largely contained in the backend physical products. However, the primary method that enables a component to be an embedded candidate is driven from a component definition or instance level property called `EMBEDDED_PLACEMENT`. This property can be applied at the schematic level, thus enforcing the front-to-back flow restrictions in the design process. Alternatively, it can be applied with the physical backend editors.

The `EMBEDDED_PLACEMENT` property supports three values; `REQUIRED`, `OPTIONAL` and `EXTERNAL ONLY`.

- **REQUIRED:** Use to ensure components targeted for embedded applications are placed on internal layers only. These components may be more expensive and designed for certain embedded applications; for example, copper tipped leads. They may also come with a longer availability lead time and require advance planning. This property can be considered as a “hard” property. A DRC will appear if placed on the surface layers.
- **OPTIONAL:** The designer can optionally place the components on the surface or internal layers. These components are of the generic type, ones that probably exist in your component library. This property can be considered as a “soft” property.
- **EXTERNAL ONLY:** This is a limited use property. Consider applying to exception components when using the drawing-level property `EMBEDDED_SOFT`.

## Drawing-Level Property Alternative

If you want to drive the solution entirely from the backend and want to use your own discretion during component placement, consider applying the drawing-level property `EMBEDDED_SOFT`. With this property enabled at the drawing level, you are free to place any component in the database to an internal layer. This in fact may be the best practice for packaging designers.

### Applying a Drawing-level Property

1. Choose *Edit – Properties*.
2. Open *Find Filter* and select *Drawing* in the *Find by Name* field.



The Property dialog displays.

3. Select *Embedded\_Soft* from the available list.
4. Select a Value of *True*.
5. Click *OK* to exit the form.

You can create a function/alias key to quickly launch the drawing property editor. The following is an example that you can copy/paste into `env` file:

#### ***Example: Function key assignment***

```
funckey e "property edit;  
setwindow form.find;  
FORM find name_type Drawing;  
FORM find find_by_name;  
FORM findname objlist 'Drawing Select';  
FORM findname done"
```

## Property List

Property Name	Value	Object	Where Applied	Description
Embedded_Placement	Required	Component Instance or Definition	Schematic Editor	Component must be placed on embedded layer(s) only, typical in indirect attach methodology. Components may be specially ordered and more costly.
	Optional		PCB Editor	
	External_only		Package Editor	
				Component can be placed on either the surface or embedded layer.
				Component is restricted to surface layers; primarily used in the backend as an override state. Not expected to be used on a regular basis.

## Embedded Component Design

### Embedded Component Design

Embedded_Soft	True/False	Drawing	PCB Editor Package Editor	Designer is permitted to place any component on embedded layers. May be the method packaging designers use.
Emb_indirect_padstack	Via padstack name	Drawing	PCB Editor Package Editor	Adds via padstack to all embedded component pin locations; used in Indirect Attach methodologies only.

## PCB Library Considerations

The Embedded Component flow does not require any modification to your PCB symbol library. It's possible to utilize an existing package symbol such as a 0402 or 0201 capacitor and place the symbol and associated subclass geometry like assembly outline and pastemask to the targeted embedded layer. Cavity formation will be driven from the placebound shape. Controls are provided to extend the cavity clearance beyond the placebound outline.

Some of the factors that can drive custom library symbols for embedded applications are as follows:


- Desire to build cavity outlines into the package symbol instead of using the placebound shape as the source. In the following example, an unfilled shape on Embedded Geometry class and Cavity\_Outline subclass is added to the symbol.

## Embedded Component Design

### Embedded Component Design

---

- ❑ Before signing up for cavity support, contact fabricator and inquire to what degree of accuracy will be used for design intent for cavity milling. The use of the placebound shape may suffice; at least for the initial PCBs you design.



- Use of alternate symbols for embedded placement
  - ❑ The property syntax for alternate symbols has been modified to include an optional INTERNAL (or I) keyword followed by a list of symbols allowed on an internal layer. This is an optional syntax. By default, any symbol on the any list is allowed on an internal layer. Placement on embedded layers is also controlled with the EMBEDDED\_PLACEMENT and the ALT\_SYMBOLS\_HARD properties.
  - ❑ Alt Symbols Hard: When present on a component, ignores JEDEC\_TYPE for internal placement. Uses symbols listed in the component's ALT\_SYMBOL property sections of any or INTERNAL layer for embedded placement.
- Special order components with unique symbol characteristics. It may be associated with use of *Indirect Attach* methodology.
- All library package symbols contain pin escape vias. Library-driven symbol vias will be removed when the component is placed on an internal layer.

## Embedded Layer Setup

Upon completion of your property assignments, the next step in the embedded component flow is to enable layer(s) of the stack-up as embedded. The Cross Section Editor (since 17.2)

## Embedded Component Design

### Embedded Component Design

---

drives the definition of embedded layers as well as component direction and global parameters. Following examples explain some popular embedded component strategies that are supported in the PCB Editor.

#### Single Layer Mounted

This may be the most common methodology at the time. Components are directly soldered or glued on a single base layer. Dielectric thickness supports the height of the tallest component mounted.

- *Embedded Status* is set to either *Body up* or *Body Down*

# Embedded Component Design

## Embedded Component Design

- *Attach Method* is set to *Direct Attach* or *Indirect Attach*

Cross-section Editor

Export Import Edit View Filters

Primary

Objects		Thickness	Embedded	
#	Name	Value	Embedded Status	Attach Method
		mil		
*	*	*	*	*
1	TOP	1.2	Not embedded	
		8		
2	SIG_1	1.2	Not embedded	
		8		
3	SIG_2	1.2	Not embedded	
		8		
4	SIG_3	1.2	Not embedded	
		8		
5	SIG_4	1.2	Not embedded	
		8		
6	SIG_5	1.2	Not embedded	
		20		
7	SIG_6	1.2	Body up	Direct attach
		8		
8	SIG_7	1.2	Not embedded	
		8		
9	SIG_8	1.2	Not embedded	
		8		
10	SIG_9	1.2	Not embedded	
		8		
11	SIG_10	1.2	Not embedded	
		8		
12	BOTTOM	1.2	Not embedded	




# Embedded Component Design

## Embedded Component Design

### Dual Layer Mounted (Separate Cores)

Components are placed on two internal layers. This process needs to be weighed against utilizing a single core for placement.




# Embedded Component Design

## Embedded Component Design

### Dual Layer Mounted (Same Core)

Components are placed on two layers comprising the core. Components may need to offset to prevent collisions in the Z direction.






# Embedded Component Design

## Embedded Component Design

### Dual Layer Mounted (Separate Cores But Near Surface Layers)

Components are placed on two separate layers near the PCB surface. This reduces the signal length to the component pins.




# Embedded Component Design

## Embedded Component Design

### Single Layer Mounted (Dielectric Thickness Does Not Support Height of Components)

Components are placed on a single layer. Dielectric thickness is too thin to support component height.

- ❑ Embedded status is set to either *Body up* or *Body Down*
- ❑ Adjacent signal layer set to *Protruding allowed*. This permits a component to cut across an adjacent signal layer as shown in the bitmap.



# Embedded Component Design

## Embedded Component Design

### Single Layer Mounted (Open Cavity)

Components are placed on a single layer near the surface of the PCB. The cavities about the components are “open” allowing the components to extend beyond the surface layer.

- ❑ Embedded status is set to *Body up*
- ❑ TOP layer is set to *Protruding allowed*. This permits components to cut across the surface layer into air.

Cross-section Editor

Export Import Edit View Filters								
Primary								
Objects		Types		Thickness	Physical		Embedded	
#	Name	Layer	Layer Function	Value mil	Layer ID	Material	Embedded Status	Attach Method
*	*	*	*	*	*	*	*	*
		Surface						
1	TOP	Conductor	Conductor	1.2	1	Copper	Protruding allowed	
		Dielectric	Dielectric	8		Fr-4		
2	SIGNAL 2	Conductor	Conductor	1.2	2	Copper	Body up	Direct attach
		Dielectric	Dielectric	8		Fr-4		
3	SIGNAL 3	Conductor	Conductor	1.2	3	Copper	Not embedded	
		Dielectric	Dielectric	8		Fr-4		
4	SIGNAL 4	Conductor	Conductor	1.2	4	Copper	Not embedded	

### Dual Layer Mounted (Multiple Cores)

Components are placed on two separate thin cores. A two layer primary core separates the thin cores.

## Embedded Component Design

### Embedded Component Design

- ❑ Core layers (SIG\_3 and SIG\_4) are set to *Protruding allowed* to permit components in that space.

Primary				
Objects		Thickness	Embedded	
#	Name	Value mil	Embedded Status	Attach Method
1	TOP	1.2	Not embedded	
2	SIG_1	1.2	Not embedded	
3	SIG_2	1.2	Body down	Direct attach
4	SIG_3	1.2	Protruding allowed	
5	SIG_4	1.2	Protruding allowed	
6	SIG_5	1.2	Body up	Direct attach
7	SIG_6	1.2	Not embedded	
8	SIG_7	1.2	Not embedded	
9	SIG_8	1.2	Not embedded	
10	SIG_9	1.2	Not embedded	
11	SIG_10	1.2	Not embedded	
12	BOTTOM	1.2	Not embedded	

Primary		
Surface		
1 TOP Conductor		
Dielectric		
2 SIG_1 Conductor		
Dielectric		
3 SIG_2 Conductor		
Dielectric		
4 SIG_3 Conductor		
Dielectric		
5 SIG_4 Conductor		
Dielectric		
6 SIG_5 Conductor		
Dielectric		
7 SIG_6 Conductor		
Dielectric		
8 SIG_7 Conductor		
Dielectric		
9 SIG_8 Conductor		
Dielectric		
10 SIG_9 Conductor		
Dielectric		
11 SIG_10 Conductor		
Dielectric		
12 BOTTOM Conductor		
Surface		

## Summary

The minimum requirements for embedded component design are:

- Assign the EMBEDDED\_PLACEMENT property to components targeted for embedded applications.
- This property can be assigned at the schematic or layout level.
- A drawing level property, EMBEDDED\_SOFT can be applied, but caution is advised. When using this methodology, any and all components in the database are candidates for embedded applications.

## Embedded Component Design

### Embedded Component Design

---

- Use Package symbol library as is.
- Construct your embedded component design strategy. This includes deciding on:
  - ❑ Embedded status of *Body up / Body down*
  - ❑ Attachment methods of *Direct* or *Indirect*
  - ❑ Whether to use or not use *Protruding allowed* to extend cavities into adjacent layers
- Use *Setup – Cross-section* to access the setup form.

With the above requirements completed, you can now place components on the layers tagged as embedded. Parameter and constraint considerations are covered in the following sections.

### Adding Embedded Properties

Applying properties in Allegro layout editors has historically been done using *Edit – Properties* in combination with the appropriate *Find* filter setting and then selection of elements in the workspace.

Use Allegro Constraint Manager to add the EMBEDDED\_PLACEMENT property to the relevant components targeted for embedded applications.

1. Start Allegro Constraint Manager.
2. Open the *Properties* domain.
3. Open the *General* worksheet located in the *Component* workbook section.

# Embedded Component Design Embedded Component Design


4. Apply property value to each component instance as shown in the following image.

Objects				Embedded			
Type	S	Name	Count	Layer	Status	Attach	Placement
	*	*	*	*	*	*	*
Dsn		▼ module_1_full_emb_comp					
PrtD		▼ CAP_402-1UF108063V	30				
Prtl		C1					OPTIONAL
Prtl		C2					OPTIONAL
Prtl		C3					OPTIONAL
Prtl		C4					OPTIONAL
Prtl		C5					OPTIONAL
Prtl		C6					OPTIONAL
Prtl		C7					OPTIONAL
Prtl		C8					OPTIONAL
Prtl		C9					OPTIONAL
Prtl		C10					OPTIONAL
Prtl		C11					OPTIONAL
Prtl		C12					OPTIONAL
Prtl		C13					OPTIONAL
Prtl		C14					OPTIONAL
Prtl		C15					OPTIONAL
Prtl		C16					OPTIONAL
Prtl		C17					OPTIONAL
Prtl		C18					OPTIONAL
Prtl		C19					OPTIONAL
Prtl		C20					OPTIONAL
Prtl		C21					OPTIONAL
Prtl		C22					OPTIONAL
Prtl		C23					OPTIONAL
Prtl		C24					OPTIONAL
Prtl		C25					OPTIONAL
Prtl		C26					OPTIONAL
Prtl		C27					OPTIONAL
Prtl		C28					OPTIONAL
Prtl		C29					OPTIONAL
Prtl		C30					OPTIONAL


## Embedded Component Parameters

### Direct Attach Method

Parameters associated with Embedded Component Design are available in the *Cross-section Editor – Embedded Layer Setup* tab.



Hovering over the parameter name or value field displays a brief description.



- Package height buffer: (#1) Defines a clearance or buffer when calculating component height violations in a substrate. For example, you may have concerns about placing a 10 mil tall component in a 12 mil substrate. The value entered in this field is essentially added to the height of the components placed on the embedded layer.
- Minimum cavity gap for merging (#2): Defines the minimum spacing between the edges of a cavity before a merger takes place.


**Note:** Not all vendors support merged or super cavities. It is recommended to verify

## Embedded Component Design


### Embedded Component Design

---

fabricator's process before using cavities.




Cavity separation greater than parameter value




Cavity merger – separation at parameter value or less

- Placebound to via keepout expansion: (#3) Creates an extended via keepout area about the placebound geometry. Follow the guidelines recommended by fabricator.



Optional Via Keepout Area extended beyond cavity area

- Package to Cavity:(#4) This parameter is actually a constraint and defines the clearance from the edge of the placebound shape to the cavity outline.






## Embedded Component Design

### Embedded Component Design

- Cavity to Route Keepout Expansion:(#7) This parameter becomes relevant when a layer is set to *Protruding allowed*. While the cavity has inherent route keepout behavior, it may be desirable to extend the keepout area beyond the cavity profile.




Expanded Route Keepout area on protruding layer(s)

## Indirect Attach Method

The two remaining parameters 5 and 6 are editable when *Indirect Attach* is selected as the attach method.

- Via connect height (#5): Defines the height of the single layer via used to connect to the component mounted in the substrate. Essentially, this value is the distance the component sits off the foil. This value may be seen as negligible if ample space in the vertical direction is available.
- Default via connect padstack (#6): This padstack (single layer) serves as the 'connect pin' on indirect attached embedded components. It can also be applied as a drawing level property EMB\_VIA\_CONNECT\_PADSTACK.



## Embedded Component Constraints

Constraints specific to embedded components can be found in *Setup – Constraints – Modes – Design – Package*.

### Analysis Modes


Design	Name	Value	On	Off	Batch
Electrical	Mark All Constraints		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Physical	▶ General		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Spacing	▶ Soldermask		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Same Net Spacing	▶ Acute Angle Detection		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Assembly	▼ Package		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
▼ Design for Fabrication	Package to package		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Outline	Package to place keepin		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Mask	Package to place keep...		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Annular Ring	Package to room		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Holes	Package to cavity spaci...	<not set>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Copper Features	Package height to layer		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Copper Spacing	Max cavity area	<not set>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Silkscreen	Max cavity component...	<not set>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
▼ Design for Assembly	▶ SMD Pin		<input type="checkbox"/>	<input type="checkbox"/>	
Outline	▶ Spacing Options				
PkgToPkg Spacing	▶ Mechanical Spacing		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Spacing					
Component lead					

- **Package Height to Adjacent layer:** Verifies that the package height is less than the thickness of the layer(s) that the cavity spans. The existing package height property is used to store the height value. The thickness of successive layers is used when validating a package place in a multi-layer cavity. For the case of *Indirect attach*, the global parameter value for *Via connect height* will be added to the package height. The *Package Height to Layer* check addresses the possibility that there will be two packages on consecutive embedded layers that have overlapping x-y boundaries. A

# Embedded Component Design

## Embedded Component Design

DRC violation will be created if the packages intersect in the z-direction. The DRC error code is C-H.



- Edge of Package to Edge of Cavity clearance: Verifies the separation between the edges of a package placebound to edge of cavity outline. The distance can be entered in the Analysis Modes form. If no value is entered, 0 is assumed. The DRC error code is C-S.

Analysis Modes

Design	Name	Value	On	Off	Batch
Electrical	Mark All Constraints		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Physical	▶ General		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Spacing	▶ Soldermask		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Same Net Spacing	▶ Acute Angle Detection		<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Assembly	▼ Package		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
▼ Design for Fabrication	Package to package		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Outline	Package to place keepin		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Mask	Package to place keepout		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Annular Ring	Package to room		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Holes	Package to cavity spacing	0.00mil	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Copper Features	Package height to lay	Package to Cavity spacing(PACKAGE_TO_CAVITY_SPACING)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Copper Spacing	Max cavity area	<not set>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
Silkscreen	Max cavity component count	<not set>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
▼ Design for Assembly	▶ SMD Pin		<input type="checkbox"/>	<input checked="" type="checkbox"/>	
Outline	▶ Spacing Options				
PkgToPkg Spacing	▶ Mechanical Spacing		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Spacing					
Component lead					
Pastemask					
Fiducial					

- Illegally Placed Embedded Components: This check runs as part of the legacy package to package DRC check. For example, it flags components with the value of the

## Embedded Component Design


### Embedded Component Design

EMBEDDED\_PLACEMENT property set to *Required* that are placed on the external layers. The DRC error code is C-P.



Component with "Required" property placed on surface layer

- **DFA Clearance:** By default, the DFA constraints used for embedded component design are those specified for the *Top* layer of the DFA spacing table. To control the spacing of embedded component uniquely, the DFA table supports *Add Embedded Constraint Layer function*. You can constrain all embedded layers the same or at the layer instance level.



- **Placebound to Placebound conflicts:** Symbol placebound conflicts are handled by existing functionality. The *Package to Package* constraint compares the separation of the respective placebound shapes where an overlap produces a DRC. The check uses placebound shapes that are appropriate for embedded layers.

## Embedded Component Design

### Embedded Component Design

---

### Summary

Understanding parameters and constraints associated with embedded component design.

- All parameters are located in the bottom section of the Cross-section Editor form. Choose *Embedded Layer Setup* tab to display options.
- Parameter numbers 5 and 6 are reserved for *Indirect Attach*.
- Constraints are used to check for height violations within the substrate, cavity gap from placebound and illegal placement of components.
- Constraint settings are located in *Setup – Constraints – Modes – Design – Package*.
- DFA clearance values are sourced from the *Top* side of the DFA Table by default, but you have the option to control by each embedded layer.

### Embedded Geometry Subclasses

The Embedded Geometry supports the following subclasses:

- ASSEMBLY\_EMBEDDED\_LAYER
- DFA\_BOUND\_EMBEDDED\_LAYER
- DISPLAY\_EMBEDDED\_LAYER
- PASTEMASK\_EMBEDDED\_LAYER
- PLACE\_BOUND\_EMBEDDED\_LAYER

The following existing classes support new fixed subclasses:

Existing Class	New Fixed Subclasses
Component Value	Assembly_Embedded, Display_Embedded
Device Type	Assembly_Embedded, Display_Embedded
Reference Designator	Assembly_Embedded, Display_Embedded
Tolerance	Assembly_Embedded, Display_Embedded
User Part Number	Assembly_Embedded, Display_Embedded


Enabling inner signal layers as embedded *Body Up* or *Body Down* triggers the creation of the necessary subclass support required for placement.


# Embedded Component Design

## Embedded Component Design

In the following example, layer SIG\_6 is enabled for *Body Up/Direct attach* embedded methodology.

This triggers the creation of 6 subclasses, each with a Signal\_6 suffix.

 Color Dialog




# Embedded Component Design

## Embedded Component Design

Assembly\_Signal\_6 and Display\_iSgnal\_6 subclasses are added to the *Components* folder.

Color Dialog




The Cavity subclass is essentially a non-conductive dynamic shape. Voids in the shape are considered cavity objects in the database. When a component is placed on an embedded layer, then auto-generated cavity will be assumed to span the thickness of the dielectric

## Embedded Component Design

### Embedded Component Design

space. The *Protruding\_allowed* option assigned to adjacent layers is designed to extend the cavity height through multiple layers, or to an external surface.



## Placement Applications

This section focuses on interactive placement using the `place manual` or `move` commands, `quickplace` and context-sensitive use models.

### Interactive Placement


The context-sensitive menu of the `place manual` and `move` commands supports the *Place on Layer* function. This function is the primary interactive method to exchange components from the Top or Bottom side of the PCB to internal layers. It can also be used in reverse, to




# Embedded Component Design

## Embedded Component Design

move components from internal to surface layers provided the property value associated with the embedded component is set to `Optional`.




Placing component on Internal Layer



Option to reset embedded component

Embedded components are represented uniquely in the Placement dialog. The letter “E” is used to represent a component that has the embedded placement property assigned to it. The color swatch adds additional differentiation where yellow indicates `Embedded Optional`; blue `Embedded Required`.

### Placement




Placement form – Embedded attributes

## Embedded Component Design

### Embedded Component Design

---

The Placement dialog supports filters to narrow down the list of components for a particular work session. Use the *Property* field in combination with *Value* to filter the component list to embedded components.



## Quickplace

Quickplace is used to quickly disperse components from the placement buffer to user-defined locations; typically around the board perimeter. For embedded design, use this application to quickly place all embedded components to an internal layer. Using quickplace is faster as it does not require right-click to select the *Place on Layer* command.

Tips to enable quickplace for placing embedded components:

- Use *Place by property/value* option, with the property `EMBEDDED_PLACEMENT` and its value set to `Required` or `Optional`.

## Embedded Component Design

### Embedded Component Design

- From the *Board Layer* drop-down list, select the embedded layer on which components are to be placed.

The screenshot shows the 'Quickplace' application window. It has a title bar with a logo, the name 'Quickplace', and standard window controls (minimize, maximize, close). The main area is divided into two sections: 'Placement filter' and 'Placement position'.

**Placement filter**

- ☐ Place by property/value: Embedded\_Placement (dropdown), Required (dropdown)
- ☐ Place by room: (dropdown)
- ☐ Place by part number: \* (text input), (button)
- ☐ Place by net name: \* (text input), (button)
- ☐ Place by net group name: \* (text input), (button)
- ☐ Place by schematic page number: (button)
- ☐ Place all components
- ☐ Place by associated components: (dropdown)
- ☐ Place by refdes

**Place by REFDES**

- Type: ☐ IC ☐ IO ☐ Discrete
- Refdes: ☐ Include (text input) ☐ Exclude (text input)
- Number of pins: Min: 0 (text input) Max: 0 (text input)

**Placement position**

- ☐ Place by partition: (dropdown)
- ☒ Place associated components on parent pins
- ☐ By user pick
- ☐ Around package keepin

**Edge**

- ☐ Left ☒ Top ☐ Right
- ☐ Bottom

**Board layer**

- IN4 (dropdown)

## Placement Edit Application Mode


One of the benefits of working in the Placement Edit application mode is the ability to preselect components and then perform an action on them. This mode may become handy when you are embedding components that are already placed on the surface layers of the board. Perform the following steps to pre-select components targeted for an internal layer:

1. Set Application mode to Placement Edit.
2. Set the Super Filter to *Symbol*.
3. Use **Control** key and click to select each component targeted for an internal layer.

Selected components are highlighted in the design canvas.

4. Right-click and choose *Place on Layer* from the pop-up menu.
5. Select target internal layer from the pull-down list.

This action moves all selected components to the internal layer maintaining their x,y location.



Pre-selected components targeted for internal layer IN4

## Cavities

A cavity represents the dielectric space between that Etch layer and the Etch layer immediately above (towards TOP). For example, given a four layer board with layers TOP/L1/L2/BOTTOM, the cavity associated with L1 layer represents the dielectric space between L1 and TOP.

The floor and ceiling of the cavity are coincident with the bounding layers. In a traditional design, these bounding layers would be adjacent etch layers. When a component is placed on an embedded layer, the auto-generated cavity is assumed to span the thickness of the dielectric space. If the symbol does not fit in a single dielectric you may designate adjacent layer(s) as protruding allowed. Cavities are created for all layers marked protruding along with route keep out representing a hole in the ETCH layer.


The physical representation of a Cavity subclass is a filled dynamic shape. The boundary of the shape is coincident with the route keep in. There is a one shape limitation per Cavity

## Embedded Component Design

### Embedded Component Design

---

subclass. Cavities that are created (either by placing an embedded component or by manual editing) are represented as voids in the dynamic shape. Automatically generated cavities that overlap or are within the minimum cavity spacing value are automatically merged into one void. Manually-edited cavities are not automatically merged. The behavior is similar to that of dynamic etch shapes. No islands are permitted; any islands generated by voiding is automatically removed.




The package symbol definition supports a fixed subclass called Embedded Geometry / Cavity Outline. When the package symbol is placed on an embedded layer, the geometry from the Cavity Outline subclass is copied to the corresponding layer of the Cavity class, thereby generating a void in the dynamic shape. If no geometry exists on the Embedded Geometry / Cavity Outline subclass, then the Embedded Geometry / Place\_Bound geometry is used to

## Embedded Component Design


### Embedded Component Design

---

generate the void. The board's minimum Package-to-Cavity spacing constraint gets added to the Place\_Bound dimensions to create the dimension of the cavity.



Cavity editing is possible only if the cavity is manually drawn. Auto-generated cavities follow the model used in dynamic shapes (voids are not editable). Use the *Shape – Select Shape or Void/Cavity* command to edit a cavity outline.




Manual cavity

## Embedded Component Design

### Embedded Component Design

---

Keep outs are automatically generated for the cavity based on the components height. Via keep outs are automatically created on the top or bottom of the cavity depending if the embedded layer is designated as *Body up* or *Body down*.



A route keep out gets created for multilayer cavities on each layer that the symbol passes through that is labeled *Protruding allowed*. A route keep out gets created on the external surface (top or bottom) if the cavity is open to the external surface. You can specify an oversize value (relative to the cavity outline) to apply to the creation of these keep outs.

**Note:** When *Body down* is selected as an embedded methodology, the cavity outline does not appear on the layer you would assume, that being the layer the component is mounted on. The cavity outline appears on the next adjacent layer towards the bottom. For example, SIG\_3 is an embedded layer with a *Body down* methodology. The cavity graphics appears on layer SIG\_4. Note that a cavity is not a single layer entity but rather an opening in material between 2 layers.

## Reports

Existing reports that include components placement (for example, Placed Components Report) have been updated to properly report the status of all embedded and external components. Two new reports are also available:

- Embedded Placement Report
- Embedded Cavity Report

The Design Summary Report will be enhanced to include data regarding the embedded components.

## Embedded Component Design

### Embedded Component Design

---

**Embedded Component Report**

LAYER	REFDES	COMP_DEVICE_TYPE	COMP_VALUE	COMP_TOL	COMP_PACKAGE	SYM_X	SYM_Y	SYM_ROTATE	EMBEDDED_STATUS	EMBEDDED_ATTACH
	C1	CAP_402-1UF108063V	.1UF	10%	R_0402	1084.00	1662.00	0.000	BODY_UP	DIRECT_ATTACH
	C2	CAP_402-1UF108063V	.1UF	10%	R_0402	1081.00	1586.00	0.000	BODY_UP	DIRECT_ATTACH
	C3	CAP_402-1UF108063V	.1UF	10%	R_0402	1159.00	1687.00	0.000	BODY_UP	DIRECT_ATTACH
	C4	CAP_402-1UF108063V	.1UF	10%	R_0402	1332.00	1577.00	0.000	BODY_UP	DIRECT_ATTACH
	C5	CAP_402-1UF108063V	.1UF	10%	R_0402	1336.00	1504.00	0.000	BODY_UP	DIRECT_ATTACH
	C6	CAP_402-1UF108063V	.1UF	10%	R_0402	1431.00	1442.00	0.000	BODY_UP	DIRECT_ATTACH
	C7	CAP_402-1UF108063V	.1UF	10%	R_0402	1423.00	1630.00	0.000	BODY_UP	DIRECT_ATTACH

**Cavity Report**

Cavity Layer	Location (x,y)	Area (sq in)	Placed Components	Protruding Components
SIG_6	(1124.02 1631.98)	0.00943	C3 C1	
	(1121.02 1555.98)	0.00481	C2	
	(1267.00 1682.00)	0.0834	C7 C6 C5 C4	



## Manufacturing Output

### Artwork

When creating new artwork film records, use the subclasses marked with the green arrow in the following image as they contain information related to potential embedded output data.



### NC Drill

Supports single layer drill syntax used for *Indirect* attachment.

### NC Drill Legend

Supports new parameter option *include cavity*. You can include this legend in cavity film records.

**Embedded Component Design**  
Embedded Component Design


CAVITY LEGEND			
U=body_up   D=body_down   P=protruding_allowed			
CAVITY LAYER	START LAYER	STOP LAYER	COMPS
SIG_6	SIG_5	SIG_6 (U)	2

NOTES :

- U: BODY\_UP
- D: BODY\_DOWN
- P: PROTRUDING\_ALLOWED

**Cross-section Chart**

A detailed cross-section chart showing B/B vias and embedded methodology can be output similar to the NC Legend function. Choose *Manufacturing – Cross Section Chart* menu option. You can include this in Fab drawing film record.



#### **IPC-356**

No changes made; embedded components are ignored.

#### **ODB++**

Used 9.1 or higher

#### **DXF**

The layer mapping user interface supports the new embedded subclasses.

### **SKILL**

All SKILL interfaces that retrieve placement information should work properly with embedded components. This includes SKILL interfaces that manipulate the placement of embedded components

`axlDBCreateSymbol` supports internal placement and the dbid of the symbol must reflect its placement.