Product Version 23.1 October 2023 © 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

System Connectivity Manager contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. Cadence is committed to using respectful language in our code and communications. We are also active in the removal and replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

System Connectivity Manager Known Problems and Solutions

7

CCMPR01339523: SCM needs to find out a way to let the user know if a design is
already open
CCMPR00866657:Allow adding a differential pair property in a DE-HDL block that is
opened from System Connectivity Manager 7
CCMPR00685188: Logical name of aliased signals is not displayed in the exported
schematics 7
CCMPR00685623: Routing not getting completely preserved
CCMPR00660174: Bypass capacitors may not be evenly distributed amongst the rails
8
CCMPR00492705: Deleting all the members of a match group does not delete the
match group object in Constraint Manager opened from System Connectivity Manager
8
CCMPR00563512: The MSB and LSB of vector signals display incorrectly in the
Component Connectivity Details Pane 8
CCMPR00584192: Different PNN vector nets are added in blocks on updating
connectivity in SCM9
CCMPR00587917: Issues with updating multi-section and split parts and their
connectivity in SCM9
CCMPR00588817: In-context changes are not retained in the same session when a
block is reloaded9
CCMPR00600321: You are unable to cross-probe from the Physical View to board 9
Problem: Tooltip displays user-defined differential pair for all types of differential pairs
within blocks
Problem: POWER_GROUP property is not updated on aliasing a net or running Import Physical
Problem: Comments on nets and components are not displayed on replacing the
<u>component.</u>

System Connectivity Manager (SCM) known problems and solutions (KP&S) will be reviewed and updated when new issues arise.

Status of Problems Reported in Earlier Releases

The following problems reported in previous releases are valid for 23.1 as well.

CCMPR01339523: SCM needs to find out a way to let the user know if a design is already open

Description: Even if a System Connectivity Manager design has already been opened by one user, SCM allows another user to work on it because SCM does not generate a .lck file to prevent another user from opening the design.

Workaround: None

CCMPR00866657:Allow adding a differential pair property in a DE-HDL block that is opened from System Connectivity Manager

Description: When you launch a block from SCM in Design Entry HDL, you cannot add a differential pair to it.

Workaround: Launch the standalone version of Design Entry HDL to add and edit differential pairs.

CCMPR00685188: Logical name of aliased signals is not displayed in the exported schematics

Description: Exported schematics work on the physical design and the alias signals are not tracked. Only the base net names are used and displayed in the exported schematic.

System Connectivity Manager Known Problems and Solutions

Workaround: Schematic Generator works off the physical database of the design (base nets in terms of connectivity data structures). As a result, it does not have any information about alias nets — only the winning base net is considered for all routing purposes. From a design point of view, the generated board contains only the base net and not its aliases. Thus, there is no loss of information.

CCMPR00685623: Routing not getting completely preserved

Description: During Schematic Generation, sometimes, the preserve mode does not behave as expected. Manually routed connections may not be preserved completely.

Workaround: Manually reroute the connections in Design Entry HDL.

CCMPR00660174: Bypass capacitors may not be evenly distributed amongst the rails

Description: When you generate a schematic with a large number of bypass capacitors, bypass capacitors are not evenly distributed amongst the rails.

Workaround: Edit the rails manually in Design Entry HDL.

CCMPR00492705: Deleting all the members of a match group does not delete the match group object in Constraint Manager opened from System Connectivity Manager

Description: If you delete all the members of a match group, the match group object is not automatically deleted in Constraint Manager launched from System Connectivity Manager.

Workaround: Manually delete the match group in Constraint Manager.

CCMPR00563512: The MSB and LSB of vector signals display incorrectly in the Component Connectivity Details Pane

Description: If you connect the MSB of a vector pin to the LSB of a vector signal or vice versa, the connection displayed in the Component Connectivity Details pane is incorrect. For example, if you connect pin<8...0> to signal<0...8>, the display changes to signal<8...0>. Expanding the signal however displays the correct connections.

Workaround: None

System Connectivity Manager Known Problems and Solutions

CCMPR00584192: Different PNN vector nets are added in blocks on updating connectivity in SCM

Description: When you add a vector net on a physical design that spans a hierarchy in an SCM logical design, on when running Import Physical, an interface net is not created and the nets are added with different Physical Net Names (PNNs) for each hierarchical block.

Workaround: None

CCMPR00587917: Issues with updating multi-section and split parts and their connectivity in SCM

Description: If you make any changes to split or midsection parts in a physical design, on running Import Physical, the changes are not updated if the section or split part is not in the SCM design. In midsection parts, an incorrect section is added; for split parts, symbols are not added.

Workaround: Ensure that the symbols for the sections are in the SCM design before you update changes made in the physical design.

CCMPR00588817: In-context changes are not retained in the same session when a block is reloaded

Description: If you make any in-context changes to a block, the changes are not retained if you reload the block in the same session.

Workaround: Relaunch SCM and then reload the block. The changes are retained.

CCMPR00600321: You are unable to cross-probe from the Physical View to board

Description: Cross-probing does not work in the following cases:

- Selecting a component in the physical view does not highlight it in the board file.
- Selecting components in the Physical View does not highlight them in the Constraint Manager.
- Changing the selection of components/nets in Constraint Manager does not change the selection in the Physical View of System Connectivity Manager.

System Connectivity Manager Known Problems and Solutions

Workaround: Use cross-probing from the Logical View for System Connectivity Manager.

Problem: Tooltip displays user-defined differential pair for all types of differential pairs within blocks

Description: SCM treats differential pairs ports of a block as "user-defined". Therefore, tooltips display the differential pair type as "user-defined."

Workaround: None

Problem: POWER_GROUP property is not updated on aliasing a net or running Import Physical

Description: The POWER_GROUP property is not updated when you alias a net or rename a net in a physical design and then do an Import Physical operation.

Workaround: Update the POWER_GROUP property after aliasing the net or running Import Physical.

Problem: Comments on nets and components are not displayed on replacing the component.

Description: On replacing a component, the comments on the component or the nets are not displayed because the user interface is not refreshed.

Workaround: Close the tab and then reopen it. The comment list is refreshed and displayed.