

# **Working with Altera On-Chip Termination**

**Product Version 23.1  
September 2023**

**Last Updated: 2016**

© 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Product Allegro FPGA System Planner contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. vtkQt, © 2000-2005, Matthias Koenig. All rights reserved.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

---

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor



---

# Contents

---

<u>Preface</u> .....	7
<u>Introduction to the On-Chip Termination</u> .....	9
<u>FSP Flow</u> .....	11
<u>Specifying OCT the Interfaces, Protocols, or Virtual Interfaces</u> .....	11
<u>Preserve the required RZQ pins on device</u> .....	14
<u>Synthesize the design</u> .....	14
<u>Exporting Constraints</u> .....	15
<u>Importing Constraints in Quartus</u> .....	16
<u>Configure RZQ pins for OCT Calibration and Sharing</u> .....	18
<u>Summary</u> .....	19

## Working with Altera On-Chip Termination

---

---

# Preface

---

This document describes how to use on-chip termination (OCT) in Allegro® FPGA System Planner (FSP).

The document provides the conceptual and procedural information necessary while working with the OCT feature in FSP. This application note does not cover OCT and associated I/O DRC rules. It is assumed that you are familiar with the basic OCT and I/O DRC rules. For detailed information, see the Xilinx's handbook for the respective FPGAs.

# **Working with Altera On-Chip Termination**

## **Preface**

---



---

# Introduction to the On-Chip Termination

---

On-Chip Termination (OCT) helps improve signal integrity by matching impedance, and at the same time, lower design cost by eliminating the need for external resistors, reducing the PCB size, and by simplifying PCB layout. Cadence FPGA System Planner (FSP) provides a flexible use model that you can use to design your boards using the FPGA OCT features. It provides you with greater control for choosing the pins/ports on which OCT is to be applied, the type of OCT to be applied, and the RZQ pins that need to be preserved for OCT calibration.

This application note describes the following:

- Method for setting OCTs and OCT sharing when working with Altera devices in FSP
- Exchanging OCT related settings between FSP and Altera Quartus® II
- Rational behind the use model, limitations, and constraints associated with this method and the steps to troubleshoot issues.

## **Working with Altera On-Chip Termination**

### Introduction to the On-Chip Termination

---

---

# FSP Flow

---

This section describes the steps to be followed to create a design with OCTs using FSP.

### Specifying OCT the Interfaces, Protocols, or Virtual Interfaces

On all the interfaces, protocols, and virtual interfaces that are targeted to FPGA components with OCT support, you are allowed to specify the desired OCT values against the pins/ports.

**Note:** Required OCT setting is captured at the originating pin/port of a net connecting to FPGA, not the FPGA pin itself. This use model helps you retain the OCT settings as you go through successive FSP synthesis iterations.

As the first step, you need to go to the originating pins/port and select the preferred OCT to be applied. FSP has three columns related to OCT settings, DCI or OCT, Input OCT, and Output OCT for each originating pin/port on the Design Connectivity Window shown in the figure below.

DCI or OCT column: Use this column to select the desired OCT setting for the families which do not support dynamic OCT (e.g. Stratix II)

Input OCT and Output OCT columns: Use this column to select the desired OCT setting for families that support dynamic OCT (e.g, Stratix V). Based on the signal direction, either, or both of the columns are enabled.

- For input pins/ports (to be connected to FPGA output or bidirectional pins), the Output OCT column is enabled.
- For output pins/ports (to be connected to FPGA input or bidirectional pins), the Input OCT column is enabled.
- For bidirectional pins/ports, both the Input OCT and the Output OCT columns are enabled allowing you to simultaneously define the input and output OCTs.

## Working with Altera On-Chip Termination FSP Flow

Pin/Port Name: U9_V1121.group1.B<0>						
Status	Pin/Port Name	Pin Number	Pin Type	DCI or OCT	Input OCT	Output OCT
Allocated	A<1>	4001	Output			
Allocated	A<2>	4002	Output			
Allocated	A<3>	4003	Output			
Allocated	A<4>	4004	Output			
Allocated	A<5>	4005	Output			SERIES 25 OHM WITH CALIBRATION
Allocated	A<6>	4006	Output			SERIES 25 OHM WITH CALIBRATION
Allocated	A<7>	4007	Output			SERIES 25 OHM WITH CALIBRATION
Allocated	A<8>	4008	Output			
Allocated	A<9>	4009	Output			
Allocated	A<10>	4010	Output			
Allocated	A<11>	4011	Output			
Allocated	A<12>	4012	Output			
Allocated	A<13>	4013	Output			
Allocated	A<14>	4014	Output			
Allocated	A<15>	4015	Output			
Allocated	B<0>	4016	Input			
Allocated	B<1>	4017	Input			
Allocated	B<2>	4018	Input			
Allocated	B<3>	4019	Input			
Allocated	B<4>	4020	Input			
Allocated	B<5>	4021	Input			
Allocated	B<6>	4022	Input			
Allocated	B<7>	4023	Input			
Allocated	B<8>	4024	Input			
Allocated	B<9>	4025	Input			
Allocated	B<10>	4026	Input			
Allocated	B<11>	4027	Input			
Allocated	B<12>	4028	Input			

**Note:** FSP displays the complete list of OCT values in the selection list. It does not filter or present only supported OCT values for a given FPGA part (and pin type). This is as designed as Altera support for OCT standards set for any part/family is subject to changes. You need to refer to the latest data book from Altera and Quartus II to specify the correct OCT values. The following table lists various termination types, and the supported devices and pin types at the time of writing this document.

Termination	Supported Devices	Pin Type
SERIES 25 OHM WITHOUT CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 34 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 34.3 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output

## Working with Altera On-Chip Termination FSP Flow

---

SERIES 40 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 48 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 50 OHM WITHOUT CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 60 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 80 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 240 OHM WITHOUT CALIBRATION	Stratix V, Arria V GZ	Output
SERIES 25 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 34 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 40 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 48 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 50 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 60 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 80 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Output
SERIES 240 OHM WITH CALIBRATION	Stratix V	Output
PARALLEL 20 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Input
PARALLEL 30 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Input
PARALLEL 40 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Cyclone V	Input


## Working with Altera On-Chip Termination FSP Flow

PARALLEL 50 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Input Cyclone V
PARALLEL 60 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Input Cyclone V
PARALLEL 120 OHM WITH CALIBRATION	Stratix V, Arria V, Arria V GZ, Input Cyclone V
DIFFERENTIAL	Stratix V, Arria V, Arria V GZ, Input Cyclone V

### Preserve the required RZQ pins on device

In the latest release, FSP supports OCT sharing, which means that signals using OCT can be targeted to any bank in the device, not just the banks with RZQ pins. This is applicable to FPGA families that support OCT sharing.

Depending on the number of RZQ pins that are required to calibrate the OCTs, you need to preserve the required RZQ pins on the device from Pin View of the Design Connectivity Window as shown in the following figure. By preserving these pins, you can ensure that FSP does not assign these pins to any other pins/ports.



### Synthesize the design

After the OCTs are specified and the appropriate RZQ pins are preserved, run the FSP synthesis to make connections based on defined constraints. FSP does a limited IO DRC check with respect to OCTs. The IO DRCs that are checked and not checked by FSP are listed below.

DRCs that are checked:

## Working with Altera On-Chip Termination

### FSP Flow

---

- The VCCO voltages are set for the bank based on the OCT calibration requirement and the IO standard.

DRCs that are not checked:

- Compatibility of the specified OCTs against the IO standards, direction and other OCTs in the bank
- Rules for OCT sharing

**Note:** FSP disables editing OCT settings after making connections (as a result of the synthesis run). This is to prevent users from selecting an incorrect or incompatible OCT standard from an IO DRC perspective.

## Exporting Constraints

After the FSP synthesis is done, you can export the constraints that contain information related to pin assignments, IO Standards, group assignments, allocated banks and terminations. These constraints are generated in the form of a Tcl file. Excerpts from the exported file are shown in the following figure to depict the kind of information that is depicted through these constraints.

## Working with Altera On-Chip Termination FSP Flow

```
set_global_assignment -name DEVICE 5CGXFC9E6F35C7
set_global_assignment -name FAMILY "Cyclone V"

##### IOSTANDARD - NET #####

set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[0]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[1]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[2]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[3]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[4]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL Class II" -to A[5]

##### LOCATION - NET #####

set_location_assignment PIN_E8 -to A[0] -comment "Bank : 8A"
set_location_assignment PIN_E9 -to A[1] -comment "Bank : 8A"
set_location_assignment PIN_F8 -to A[2] -comment "Bank : 8A"
set_location_assignment PIN_D9 -to A[3] -comment "Bank : 8A"
set_location_assignment PIN_D11 -to A[4] -comment "Bank : 8A"
set_location_assignment PIN_B19 -to A[5] -comment "Bank : 7A"

##### TERMINATIONS - NET #####

set_instance_assignment -name OUTPUT_TERMINATION "SERIES 25 OHM WITH CALIBRATION" -to A[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 25 OHM WITH CALIBRATION" -to A[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 25 OHM WITH CALIBRATION" -to A[7]

##### GROUP INFO #####


set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[0]" -section_id U9_VII21_group1
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[1]" -section_id U9_VII21_group1
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[2]" -section_id U9_VII21_group1
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[3]" -section_id U9_VII21_group1
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[4]" -section_id U9_VII21_group1
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "A[5]" -section_id U9_VII21_group1
```

## Importing Constraints in Quartus

Import the constraints exported from FSP into your Quartus® II project by executing the Tcl script as shown in the following figure.



## Working with Altera On-Chip Termination FSP Flow



The imported OCT values are reflected in the Quartus® II Pin Planner as shown in the following figure.

Node Name	Direction	Location	I/O Bank	VREF Group	Pin Location	I/O Standard	Reserved	Current Strength	Slow Rate	Input Termination	Output Termination	Differential Pair
A11[0]	Output	PN_A11	0A	0A_A11	PN_A11	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[4]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[5]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[6]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[7]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[8]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[9]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[10]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[11]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[12]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[13]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[14]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[15]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[16]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[17]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[18]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[19]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[20]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[21]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[22]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[23]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[24]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[25]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[26]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[27]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[28]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[29]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[30]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[31]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[32]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[33]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[34]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[35]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[36]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[37]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[38]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[39]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[40]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[41]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[42]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[43]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[44]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[45]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[46]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[47]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[48]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[49]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[50]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[51]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[52]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[53]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[54]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[55]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[56]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[57]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[58]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[59]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[60]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[61]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[62]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[63]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[64]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[65]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[66]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[67]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[68]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[69]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[70]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[71]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[72]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[73]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[74]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[75]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[76]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[77]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[78]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[79]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[80]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[81]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[82]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[83]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[84]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[85]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[86]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[87]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[88]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[89]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[90]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[91]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[92]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[93]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[94]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[95]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[96]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[97]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[98]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			
A11[99]	Output	PN_D10	0A	0A_A11	PN_D10	1.5-V HSTL, Class II		10mA (default)	1 (default)			

## **Configure RZQ pins for OCT Calibration and Sharing**

If you specified any OCTs that required calibration, you need to calibrate them using the appropriate calibration blocks. If your device supports OCT sharing (for example, Cyclone V, Stratix V or Arria V), you can use any RZQ pin in the device to calibrate all the OCTs of I/O banks with I/O standards that use the same VCCIO supply voltage. To calibrate the series- and parallel-calibrated terminations, connect the RZQ pin to GND through an external 100 $\Omega$  or 240 $\Omega$  resistor (depending on the  $R_s$  or  $R_T$  OCT value). The RZQ pin shares the same VCCIO supply voltage with the I/O bank where the pin is located.

Run the IO Assignment Analysis in Quartus® II to check if there are any violations in the assignments. If you made any incorrect OCT assignments in FSP, they are flagged as errors. You can go back to FSP, correct the OCT assignments, re-export the constraints file and update your Quartus® II project. Alternately, you can alter the OCT assignments directly in Quartus® II. It is recommended that you import the changes you made to OCT settings in Quartus® II back into FSP. This helps you avoid making the same changes in Quartus® II as you go through FSP- Quartus® II-FSP iterations. To learn how to import constraints back into FSP, refer to the application notes on mapping FPGA port mapping and export/import constraints.

---

# Summary

---

FSP provides a flexible architecture to design boards with FPGAs using the OCT feature. This document outlined the FSP method to be followed when using OCTs and OCT sharing on Altera devices, the limitations of this method and how they can be overcome.