

OrCAD® Capture CIS -FPGA System Planner Flow Guide

Product Version 23.1

September 2023

Last Updated: April 2021

© 2023 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Allegro® FPGA System Planner contains technology licensed from, and copyrighted by: Taray Inc., 1999, S Bascom Avenue, Suite 700, Campbell, CA 95008, USA © 2005-2009. All rights reserved. Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Taray® is the registered trademark of Taray Inc. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-

standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents	1
<u>Related Documentation</u>	2
<u>Typographic and Syntax Conventions</u>	2
<u>Working with OrCAD FPGA System Planner</u>	1
<u>FPGAs - The Problem Scenario</u>	1
<u>Cadence FPGA System Planner - The Solution</u>	2
<u>FPGAs in FSP</u>	3
<u>FSP - OrCAD Front and Back Flow</u>	1
<u>Overview to Front and Back Flow</u>	1
<u>Tasks Involved in the Front and Back Flow</u>	2
<u>Tasks performed in FSP</u>	3
<u>Tasks performed in Capture</u>	4
<u>Tasks performed in PCB Editor</u>	4
<u>Tasks to Perform in Front and Back Flow</u>	1
<u>Project Creation and Setup (Front Flow)</u>	1
<u>Creating a New Project</u>	1
<u>Setting-up Library for the FSP Design</u>	3
<u>Placing Components and Setting Targets</u>	4
<u>Setting Target to Device Instance</u>	6
<u>Running the Design</u>	7
<u>Adding and Mapping Power Regulators</u>	8
<u>Defining Power Mapping</u>	10
<u>Defining Terminations, Decoupling Capacitors and External Ports</u>	12
<u>Defining Terminations</u>	12
<u>Applying Terminations to Instance Pins</u>	13
<u>Defining Decoupling Capacitors</u>	14
<u>Defining External Ports</u>	17
<u>Defining External Connections for Virtual Interface</u>	18
<u>Generating Symbols, Schematics and Placement Data</u>	18
<u>Updating the PCB Editor Board (Back Flow)</u>	23
<u>Updating the Board File with Schematic Changes</u>	23
<u>Importing Placement File</u>	23
<u>Updating FSP Design from Allegro Board (Back Flow)</u>	24

FSP - Supported Flow Methodology¹

Hierarchical Method 1

ECOs in Hierarchical Method 3

Is This the Right Solution for Me? 4

Hybrid Method 4

Integration with the PCB Design Project 6

ECOs in the Hybrid Method 6

Is This the Right Solution for Me? 7

Comparison Between Hierarchical and Hybrid Methods 7

FSP – Allegro Integration Flow¹

FPGA Design Flow – The Problem 1

FSP - Allegro Integration Flow – The Solution 1

The Beginning Phase 3

The Last Phase 5

Tasks to Perform in Integration Flow¹

Project Creation and Setup 1

Launching the FPGA System Planner 1

Setting up the License 1

Creating a New Project 2

Setting up Libraries 2

Defining NetGroups for Nets 2

Placing Component and Setting Target 4

Running Design 4

Adding and Mapping Power Regulators 5

Defining Terminations, Decoupling Capacitors, and External Ports 5

Generating OrCAD Symbols, Schematics and Placement Data 5

Preparing FSP Design for Integration 5

Creating a Copy of FSP Design 5

Packaging the Design 6

Launching the PCB Editor 7

Setting up the License 7

Loading FSP Design in PCB Editor 8

Synchronizing Design between FSP and Allegro 9

Swapping FPGA Pins in PCB Editor 10

Setting up the Design for Optimization 11

Displaying Bundles 12

Performing Pin Swaps on Bundles 13

<u>Synchronizing Design between Allegro and FSP</u>	21
<u>Merging Changes with the FSP Design</u>	22
<u>Regenerating Symbols and Schematics</u>	25
<u>Setting up ECO Mode</u>	25
<u>Selecting a Lower Product Options</u>	26
<u>Synchronizing Design between FSP and Allegro</u>	27
<u>Swapping FPGA Pins in PCB Editor</u>	27
<u>Synchronizing Design between Allegro and FSP</u>	27
<u>Merging Changes with the FSP Design</u>	27
<u>Regenerating Symbols and Schematics</u>	28
 <u>Index</u>	 1

Preface

About OrCAD® Capture CIS - FPGA System Planner Flow Guide

The *OrCAD® Capture CIS-FPGA System Planner Flow Guide* provides you easy access to information about the flow of information between Allegro FPGA System Planner, Allegro OrCAD Capture CIS, and Allegro PCB Editor. The topic-related help allows you to get information about the topic you are working on.

Finding Information in This Flow Guide

This user guide covers the following topics:

See...	For Information About...
Chapter1 “Working with OrCAD FPGA System Planner”	This chapter provides a brief introduction about FPGA System Planner.
Chapter2 “FSP - OrCAD Front and Back Flow”	This chapter details the methodology and steps involved in the Front and Back flow.
Chapter3 “Tasks to Perform in Front and Back Flow”	This chapter describes step-by-step procedure involved in the Front and Back flow.
Chapter4 “FSP - Supported Flow Methodology”	<p>The chapter describes different types of flow methodologies supported by FSP.</p> <ul style="list-style-type: none"> ■ Hierarchical Method ■ Hybrid Method
Chapter5 “FSP - Allegro Integration Flow”	This chapter introduces the methodology and briefly explains, different phases involved in the FSP - Allegro Integration flow.
Chapter6 “Tasks to Perform in FSP - Allegro Integration Flow”	This chapter describes step-by-step procedure involved in the FSP - Allegro Integration flow.

Related Documentation

To see a list of important CCRs defining the known problems in the FPGA System Planner solution, and the solutions or workarounds for the problems, refer to *Allegro FPGA System Planner User Guide*.

You can also refer the following documentation to know more about related tools and methodologies:

- *Allegro FPGA System Planner User Guide* (<your_install_folder>/doc/fsp_ug)
- *FSP-DE-HDL Flow Guide* (<your_install_folder>/doc/fsp_dehdl)

Typographic and Syntax Conventions

This list describes the syntax conventions used for this user guide:

<code>literal</code>	Nonitalic words indicate keywords that you must enter literally. These keywords represent command (function, routine) or option names.
<i>argument</i>	Words in italics indicate user-defined arguments for which you must substitute a name or a value.
	Vertical bars (OR-bars) separate possible choices for a single argument. They take precedence over any other character.
[]	Brackets denote optional arguments. When used with OR-bars, they enclose a list of choices. You can choose one argument from the list.
{ }	Braces are used with OR-bars and enclose a list of choices. You must choose one argument from the list.

Working with OrCAD FPGA System Planner

FPGAs - The Problem Scenario

FPGAs are becoming more and more prevalent in today's PCB designs. As their complexity and pin count increases, so do the problems encountered while incorporating the FPGA onto the PCB. With FPGAs that have hundreds to thousands of pins along with increased number of pin assignment rules, the time taken for initial pin assignment also increases.

Besides, FPGA pin assignment is a multi-dimensional and multi-domain task:

Logical Constraints	The schematic engineer defines the connectivity, which is the logical relationship between signals.
PCB Electrical and Physical Constraints	The layout designer places components on the PCB, and specifies signal timing and relative propagation delay.
FPGA I/O Pin Usage Constraints	The FPGA designer specifies the FPGA I/O pin usage constraints including SSO considerations and banking rules.

Therefore, creating optimal assignments and performing optimization at layout is a significant challenge. If the pins are assigned without considering the exact impact on PCB routing, users are forced to work with the sub-optimal pin assignment.

FPGA design-in is also an iterative process, which includes:

- Assigning FPGA pin locations
- Creating front end symbols
- Capturing schematic
- Creating PCB Footprint

■ Routing the PCB

This process increases the number of iterations between the layout engineer and the FPGA designer to finalize optimal pin assignment to improve routing on PCB, as minor layout optimizations or addition of even a single interface to the FPGA impacts the PCB, schematic, and the FPGA designer. Also, changes made late in the design cycle cause significant schedule slips.

In the classic FPGA-based design flow, FPGA tools have no awareness of the PCB. The focus is on the logic inside the FPGA and on how to design the FPGA, and not the board topology. FPGA designers view design from pins-inward and do not always consider board-level signal integrity, routing, system timing, EMI, or manufacturing concerns. The schematic and PCB designers, on the other hand, view design from pins outward. Their focus is on PCB component to FPGA connections. They understand the board topology but not the FPGA I/O rules, pin types, and FPGA constraints and are concerned with signal integrity at the board level.

Cadence FPGA System Planner - The Solution

The Cadence FPGA System Planner (FSP) solution provides an integrated environment for FPGA-on-Board design, simplifying the entire process through design abstraction. It helps you visualize the design from the PCB perspective, even before the detailed PCB designing starts.

The FSP solution speeds up the FPGA-PCB co-design to integrate large pin count and complex FPGAs in a production-ready PCB Design flow. It synthesizes optimal, up-front, pin locations reducing tedious cleanup of inefficient pin assignments. The end result is reduction in design layers and adherence to critical FPGA and PCB constraints.

In a nutshell, the Cadence FPGA System Planner solution provides:

- Pin assignment feasibility based on the knowledge of the floor-plan. The tool includes I/O synthesis capability that optimizes pin assignment locally and globally across FPGAs.
- Automatic generation of schematic, which can be netlisted to PCB layout. The tool creates library symbols and generates the schematic, which can be opened in front-end schematic tools, such as Design Entry HDL and Design Entry CIS (OrCAD Capture). In the front-end tools, the design can be completed and then exported to PCB Editor where the complete layout can be done.
- Ability to import placement changes from PCB layout. The solution has the capability to import placement and optimization changes from the PCB Editor layout to reassign the FPGA pins in FPGA System Planner and drive back the front to back flow.


FPGAs in FSP

In FSP, FPGAs are encapsulated inside a hierarchical block. FPGAs can be divided into multiple split symbols, either existing library parts (standard components) or newly generated parts in FSP, which could be split by bank or custom split symbols. All the split symbols are part of the hierarchical block. All the signals connected to the FPGA pins are interface signals and come out as ports on the hierarchical block symbol. Connection to a specific pin number is hidden. Therefore, you need not bother about pin assignments in FSP. Even when a pin number changes, the FPGA hierarchical block symbol does not change.

FSP - OrCAD Front and Back Flow

Overview to Front and Back Flow

The flow diagram below depicts the flow of designing an FPGA-based PCB using FPGA System Planner.



The initial FPGA interface is captured in FSP, where power nets are mapped to the voltage requirements of each interface. Symbols and schematics are generated in Design Entry HDL or Design Entry CIS format. The schematic sheets are then integrated into a PCB design project. The text file of initial placement data is also generated in FSP. The placement data is used to recreate floor plan captured in FSP. The FSP design is opened in Capture. Schematic related changes such as adding and removing nets, adding terminations and properties and many more are performed in Capture. Once the changes are done in Capture the design is exported to PCB Editor. You can perform the layout related changes such as instance placement changed in PCB Editor. The changes made in the Capture and PCB Editor are integrated with the existing FSP design by importing the board file in FSP. The symbols/schematics and layout changes are done in FSP and the schematic is regenerated.

The FSP solution supports two methodologies, **Hierarchical** and **Hybrid**. Learn more about the two methodologies in [FSP - Supported Flow Methodology](#) chapter.

Tasks Involved in the Front and Back Flow

The following tasks are performed in each of the three tools FPGA System Planner, Capture, and PCB Editor:

Tasks performed in FSP



1. Create an FSP design
2. Place FPGA and interface components on the canvas and set the target between the components.
3. Run the design
4. Define power nets and power mappings
5. Define nets interfacing with circuits outside the FSP canvas (external ports)
6. Define terminations and add terminations to the instance pins
7. Define decoupling capacitors and add to the power and ground pins
8. Generate symbols and schematics for Capture
9. Generate initial floorplan placement file (`placement.xml`) and board file (`.brd`) from FSP
10. Update the FSP design with the layout changes made in the PCB Editor from Allegro board.
11. Re-generate symbols and schematics for Capture

Tasks performed in Capture



1. Import the generated schematic block/sheets in an existing PCB design project.
2. Package the design using the board file of the PCB design project

Tasks performed in PCB Editor



1. Open the board file.
2. Import the `placement.xml` file.

Tasks to Perform in Front and Back Flow


Project Creation and Setup (Front Flow)

To start working with the FSP solution, the first step is to create an FSP design.

Creating a New Project

1. Launch FSP by entering *fpgasysplanner* command in *Run* window or *Command Prompt*.


The Cadence Product Choices - *<Release Version>* dialog box is displayed.



2. Choose the appropriate license string in the Cadence Product Choices *<Release Version>* and click *OK*.

Note: Select *Use As Default* option to invoke the selected product license every time you invoke FSP.

The *<Cadence Product String> What do you want to do?* dialog box is displayed.



3. In the Design Name field, type your project name.

Note: Use lowercase letters, numbers and the underscore (_) character in project names. Using mixed-case project names, might cause problems when you move your design across platforms.

4. In the Directory Path field, type the complete path of the folder in which you want to create the new project or click *browse(...)*, select a folder in *Choose Folder Path* dialog box, and then click *OK*.

Note: If you want to create the project in a directory that does not exist in the path, add the name for the new directory to the path(for example: \project1). The Create New Project will create the folder in the path.

5. In the *Configuration File* field, type the complete path of the folder in which the capture.ini file exists followed by capture.ini file or click *browse(...)*, select a folder in *Select Capture Configuration File Path* dialog box and then click *OK*.

Note: If you do not specify the capture.ini file path, by default FSP will read the default config.ini file from the installation path.

6. Click *OK*.

Reading Config.ini file and Rules file

The `config.ini` file located at `$CDSROOT/share/cdssetup/fsp` contains tool configuration settings information and rules file path variable. The configuration settings is useful during working with features such as create new project, generate schematic/ symbols and more. The rules file path variable helps FSP to identify and locate the interface library rules files and display it on the Library Explorer. FSP reads these `config.ini` file entries from different locations such as `CDSROOT` and `CDS_SITE` level. The default `config.ini` file is overwritten when the tool is re-installed. It is recommended that you copy and customize the `config.ini` file outside the installation area. Set the `CDS_SITE` environment variable to point to the new location. FSP reads the available customizations from site-level `config.ini` file and remaining settings from


installation level `config.ini` file. The order in which FSP looks for the `config.ini` file is:

- FSP_CONFIG_FILE
- CDS_SITE
- CDSROOT

For detailed information about the `config.ini` file, refer to the [Working with FSP Template Files](#) section and setting up rules file path, see the [Set up Rules File Search Path](#) section in *Allegro® FPGA System Planner User Guide*.

The Project Directory

The following project directory is created.



Setting-up Library for the FSP Design

The `config.ini` file contains the `lrfpath` as variable name and location of the interface rules file as variable values. FSP reads this variable to access the interface library files. You can add libraries in FSP by specifying their logical names and physical locations in the `config.ini` file using any text editor. Do not modify the `config.ini` file located at `$CDSROOT`. Create a site `config.ini` file and then do the necessary changes.

You can also use the *Rules File Path Editor* to add, modify or delete the libraries of the project. Both the rules and mapping files are fetched only from the directories specified in the *Rules File Path Editor*. The order in which the libraries are listed in the *Rules File Path Editor* determines their search order.

When you create a project, FSP creates a default `lrf` directory in the project directory and sets it as the working directory. You can set any existing library listed in the *Rules File Path Editor* dialog box as working directory. A working directory is also included as a part of search mechanism.

1. Choose *File – Edit Rules File Path*.

The *Rules File Path Editor* dialog box is displayed.

Note: You can add as many existing library, using *Rules File Path Editor* dialog box.

2. Click *Add*.

The *Select Rules File Directory* dialog box is displayed.

3. Browse to the folder where the rules file exists and click *Select Folder*.
4. Click *Up* and *Down* to move the path entries up and down.
5. Select a library row and click *Set Working Dir* to set as the working directory.
6. Click *OK* of *Rules File Path Editor* dialog box.

The new library name appears in the *Library Explorer*.

Note: By default, a cpm file is created in the project directory. The cpm file contains minimum settings required for the project are stored in cpm file. You can also point your own cpm file of the master board schematics in FSP using *Settings* dialog box. Click *browse (...)* of *Project CPM File* field and select .cpm file. While specifying the cpm file, the associated cds.lib file should also be available in the same directory as cpm file.

In the *Settings* dialog box, you also have the option to change the symbol generation directory through *Generate Symbols In* option. Click and select the library name.

Placing Components and Setting Targets

After adding the libraries, you can start adding components to your design.

Adding Interface to the FSP Design

There are two methodologies available for interface component placement. You can use any of the following methodology to start creating your design:

- Capturing FSP Design Using Real Components
- Capturing FSP Design Using Rules File or Virtual Interfaces

Capturing FSP Design Using Real Components

The *Create/Select Component Rules and Mapping Information* wizard is used in FSP to select a symbol from the central library. After selecting the symbol, FSP automatically determines and select the appropriate mapping file and rules file combination for the selected symbol. Once the interface rules file and mapping file combination is selected the associate dra file is used to draw the footprint on the canvas.

Capturing FSP Design Using Rules File or Virtual Interfaces

When you do not have the write permission to access the central library you can continue to use Library Explorer to place the rules file on canvas. Also, if you still do not find your desired part in library explorer you can create a virtual interface . The rules file placed using Library Explorer or the virtual interface is just a logical rules file which means they are not mapped with any of the front-end symbol or footprint. You can continue your design by capturing the connectivity. Once you complete your design you can convert the interface rules file or virtual interface to real component using mapping file before generating schematics.

This section describes the Capturing FSP Design Using Real Components steps. For detailed information on the Mapping File and Component Placement methodology and various scenarios (such as mapping file) involved in both the flows, refer to the [Working with Components](#) chapter in *Allegro® FPGA System Planner User Guide*.

To place the interface component on canvas, choose any one of the following methods:


- Using Create/Select Component Placement Rules and Mapping Information Wizard
- Using Add Part dialog box

The following steps are described using Add Part dialog box. It is assumed that you have both mapping file and interface rules file for the design. Incase you do not have the mapping file you need to create a new mapping file, for more information see the [Working with Components](#) chapter in *Allegro® FPGA System Planner User Guide*.

To place a component on the canvas, perform the following steps:

1. Click *Add Part* icon in the toolbar, to display Add Part dialog box.

The Add Part dialog box is displayed.



2. Click *browse (...)* to browse for a .OLB file, whose component you want to bind with the FSP logical model.
3. Click and select a package name from *Package Type* drop down list.
4. Specify the footprint name in the PCB Footprint field.

5. Click and select the rules file name from the Rules File drop down list.
6. Click and select the mapping file name from Mapping File text box.
7. Click *Place* to place the interface component on the canvas.

Adding Device to the FSP Design

FPGA rules file (frf) are treated differently by FSP, compared to interface rules file. For detailed information on the device placement methodology, see the Working with Component chapter in *Allegro® FPGA System Planner User Guide*.

To place the FPGA rules file on canvas, perform the following steps:

1. Click *Add Part* icon in the toolbar.

The Create/Select Component Rules and Mapping Information wizard is displayed.

2. Do one of the following:

- ☐ In the Library File (*.olb) field specify the olb file name along with the path.
- ☐ Click *browse (...)* to browse to the location where the symbol file exists.

3. Click the Package Type drop down list and select the package name as required.

The footprint name is automatically displayed in the PCB Footprint field.

4. Click *Finish*.

After clicking Finish, a graphical view of device is displayed. Left-click to drop the device component on canvas and right-click to disable the graphical view

Setting Target to Device Instance

To target the device, perform the following steps:

1. Right-click on the interface instance and do any of the following:

- ☐ Choose *Target To Device – <Instance Name>*.

After you choose this option, all the groups of the interface are targeted to device at one go.

- ☐ Click *Instance Properties*.

2. Click the *Group Settings* button in the *Properties window*.

The *Group Settings for Interface Instance<inst_name>* is displayed.

3. To target all the groups, click the *Connect to Device* column name, click on any one of the drop-down button, and select the device instance name from the drop-down list.
4. To target a single groups, click the drop-down button in the first group under *Connect to Device* column and select the instance name.

Note: You can perform the same step for other groups.

5. To target the interface groups to a specific bank of the targetted device, do the following:

-
- a. To target all the interface groups to one bank, click on the *Use Bank* column name and click on any one of the drop-down button.

A pop-up menu is displayed with package view of the targeted device and the list of banks available in the device.

- b. Select a bank number from the list.
- c. Click *OK*.

Note: To select a bank from the package view, select a pin of a bank to which you want to target the interface group. After you select the pin, the remaining pins of the bank are automatically selected and highlighted.

6. Click *OK* in the Group Settings for Interface Instance <inst_name> dialog box.

The interface instance group (s) is targeted to the device instance.

Running the Design


Once the interface components are targeted to their respective devices, you can capture the connectivity between them. Before running a design you set the preferences ,such as setting an order to an interfaces and its groups, selecting few device and interface instances for pin assignments, and defining the advance options for better results.

For detailed information on how to run the design instance wise and to specify various process options, see the Running a Design chapter in *Allegro® FPGA System Planner User Guide*.

To run the design, perform the following steps:

1. Choose *Design – Run Design*.

The Process Options Editor dialog box is displayed.



2. Click *Advance* to specify different proximity options.
3. Click *Run* to run the design.

The pin assignments and connections between the instances are automatically established.

Adding and Mapping Power Regulators


Once the connections are made, you need to define and add new power regulators in the design. You define new regulators and assign power voltage to each regulators. Regulators can be defined manually of your own choice or can be added automatically. After defining the power regulators you map them with associated FPGA power pins. Power regulators can be edited at anytime during the design. For detailed information about adding and mapping power regulators, see the [Working with Power Regulators](#) chapter in *Allegro® FPGA System Planner User Guide*.

You can add power regulators and corresponding voltage values of your choice.


To add a regulator, perform the following steps:

1. Choose *Window – Power Connections*.


The *Power Connections* pane is displayed.



2. Click the + icon to add a new row.
3. Type a name under the *Regulator Name* column.



4. Enter a numerical value under the *Voltage* column.



To define regulators automatically, perform the following steps:

1. Click the *Auto Add Regulator* option.

A confirmation window is displayed about adding new regulators in the design.

2. Click **Yes** to proceed further.

The new regulator names and values are listed in the power connections window.

Defining Power Mapping

After adding the power regulators and corresponding voltage values, you define power mapping. You use this feature to define a mapping between a power regulator and a power/ground pin name or its voltage value. For example, if you want to connect a power regulator to a power/ground pin, you first need to define the mapping between them. After defining the mapping, these mapping inputs are considered by FSP when you Automap Power Regulators.

You can define power mapping using the following methods:

- Mapping Voltage Value
- Mapping Power Pins


For detailed information about the different types of power mapping, see the *Working with Power Regulators* chapter of the *Allegro FPGA System Planner User Guide*.

This section provides the steps to define power mapping using power pins.

To map a power pin name to a power regulator, do the following:


1. Under the instance name column, click on the cell for which you want to define power mapping.

A dialog box appears.



2. Select *Name*.

You will see a list of power pin names of the current instance.



3. Select a name.

Note: You can also select multiple power pins names.

4. Click *OK*.

Defining Terminations, Decoupling Capacitors and External Ports

Defining Terminations

Once the power mapping is done, you can add termination in the design. Two most common types of terminations are supported by FSP are:

1. Split Termination
2. Series Termination


Once you select and specify the termination types, you need to place the primitive and non primitive components in the terminations block and map the ports with selected terminations.

Note: For more information on the different types of terminations supported by FSP and how to define and map the terminations with primitive and non-primitive components, refer to the Working with Terminations chapter of the *Allegro® FPGA System Planner User Guide*.

To define a series termination for single ended signals complete the following steps:

1. Choose *Tools – Define Terminations*.

The Define Termination dialog box is displayed.




2. Click *Add* to add a blank row to define the termination in Define Termination dialog box.
3. In Name column, enter a termination name.
4. In Termination Type column, click the cell. The Termination Type drop down pane displays the available termination types. Select the appropriate type and click *OK*.

Important

Do not define anything in Diff.Termination column since you are defining the termination for single ended signal.

5. Click *browse (...)* in the Termination Mapping column.

The Define Termination Mapping dialog box is displayed.



For Series Termination type, you may include one resistor or one capacitor. You need to map the selected termination type ports with the primitive components pins.

6. Click *browse (...)*, and specify a primitive component .olb file.
7. Select the package name from the *Package Type* drop-down list.
8. Enter footprint name in the *PCB Footprint* field.
9. To map the ports, perform the following:
 - a. Click and select the component port name from P1 drop-down list.
 - b. Click and select the other side of component port name from P2 drop-down list.
10. Click *OK* to apply the termination mapping.
11. Click *OK* of Define Termination dialog box.

Applying Terminations to Instance Pins

After defining the terminations, you can start applying terminations to the appropriate pins. Terminations can be applied to both the device and interface instance pins. You apply the terminations to the instance pins using the Design Connectivity window. Design Connectivity window gives you a spreadsheet view that helps you to apply the termination on each pin of the instances. Several quick and right mouse button options are also available in the editor to quickly apply the termination on all the pins in the design. The Properties window can also be used as an alternative for applying terminations to the pins. Invoke and arrange the Design Connectivity window and Properties window side-by-side. Click on a pin in the Design Connectivity window, the properties of the selected pin is displayed in the Properties window.

In the Properties window, use the *Pin Termination* and *FPGA Ext Termination* cells to apply the termination.

Note: The described below are the steps to apply series termination to both single ended and differential pair pins. You can follow the same steps for other terminations also.

Applying Series Termination to Single Ended Pins (Interface/Device)

To apply the series termination to single ended pins, perform the following steps:

1. Invoke the *Design Connectivity* window.

The Design Connectivity window is displayed.

Note: In the Design Connectivity window, the Pin Termination and FPGA Ext. Termination columns are used to apply terminations for instance pins.

2. In the Pin Termination column, double-click on a cell and select a termination name from the drop-down list.

Note: When you double click on a cell, a list of termination names are displayed. These termination names are defined for the single ended pins in the Define Termination dialog box are displayed.

3. In the FPGA Ext Termination column, the termination name is automatically applied as defined in the Define Termination dialog box.

Important

Apply the termination to other pins if required, by performing the steps 1 to 4. In the PCB design project in which you will integrate the FSP generated schematic, you need to manually add the terminations.

Important

You can only use discrete components in the termination circuit. Usage of active components, such as buffer ICs is not allowed. You must also ensure that in Capture, SI (signal integrity) models are assigned to the discrete components, which are connected in series mode in the termination circuit. The design with SI models will guide FSP to identify connectivity differences between FSP design and the layout while importing the board file back in FSP.

Defining Decoupling Capacitors


Decoupling capacitor is a special kind of pull up/down termination provided by FSP which is placed between power regulator and ground connection. Placing a capacitor between power regulator and ground connection maintains the power supply voltage at the device. For more information, see the [Defining Decoupling Capacitors](#) section in *Allegro FPGA System Planner User Guide*.

Note: The decoupling capacitor topology is generated as bypass termination in schematic and places in a different schematic page.

To add a decoupling capacitor, perform the following steps:

1. Choose *Tools – Decoupling Capacitors*.


The Define Decoupling Capacitors dialog box is displayed with a list of instance names with associated power regulators and voltage values in tree view structure.



Note: After power mapping is done the regulator names and values are displayed in this dialog box.

2. Select a regulator name from the list to which you want to connect with a capacitor.
3. Click *Add*.

The Define Decoupling Capacitor Symbol dialog box is displayed.



4. Click *browse (...)* to browse and specify an .olb file.
5. Select the package name from the *Package Type* drop-down list.
6. Enter a footprint name in the *PCB Footprint* field.
7. To map the ports, perform the following:
 - a. Select the component port name from the *P1* drop down list.
 - b. Select the other side of component port name from the *P2* drop down list.
8. Select a port name from the drop-down list, in High field, that you want to connect to regulator.
9. Select the other port name from the drop-down list, in Low field, that you want to connect to ground.
10. Enter the number of capacitors you want to connect to regulators in *Count* field.

For example, to add fifteen capacitors to the $V_{1.5}$ power regulator, you specify fifteen in *Count* field.

11. Click *OK* to save settings.

The selected capacitor value is displayed in the Decap Value column and number of capacitors is displayed in the Decap Count column.

12. You can perform steps 1 to 16, to apply decoupling capacitors on other regulators.
13. Click *OK*.

This indicates that capacitors has been added in the design. When you generate the schematics, FSP output these capacitors as Bypass termination in DE-HDL and will be displayed in the separate schematic page.

Defining External Ports

Some nets created on the FSP canvas need to communicate with the components which are not captured on the FSP canvas. These nets are external to the FSP canvas and known as External Ports. In case the top-level design is encapsulated in a hierarchical block, external ports become interfaces of the hierarchical block and function as pins of the block symbol. Connections to these pins establish connectivity with the design captured in the schematic. FSP provides you a convenient way to define ports. You can quickly define the export ports for routed and unrouted nets in the Design Connectivity window. The Design Connectivity window also provides various quick options to define external port to multiple pins, thereby saving time and effort. When you generate the schematics, FSP automatically creates a high-level port for these nets so that you can easily connect the FSP-generated design with the user-created design while keeping the optimized portion separate.

For detailed information, see the *Defining External Connections* section in *Allegro® FPGA System Planner User Guide*.

The different types of port connections, are available as a drop-down list options in the cell(s) of the *Connection Type* column in Design Connectivity window. However, these options are filtered and displayed based on the pin connections. For example, if a pin is connected to a net(or the pin has *Allocated* value in the *Status* column) then the *Extend as External Port* option is available in the *Connection Type* column.

To define a port connection type, perform the following steps:

1. Invoke the *Design Connectivity* window.
2. For a routed net:
 - a. In the *Connection Type* column, click on the cell and select the *Extend as External Port* option from the drop-down list.
 - b. In the *Net Name* column, type a name in the cell next to the cell (*Connection Type* column) and press *Enter*.
3. For an unrouted net:
 - a. In the *Connection Type* column, click in the cell and select an option from the drop-down list that displays the available connection types, then press *Enter*.
 - b. In the *Net Name* column, type a name in the cell next to the cell (*Connection Type* column) and press *Enter*.

Note: To define the same connection type to multiple pins or signals, press and hold Ctrl and select the cells, and click on the last selected cell and select an option from the drop-down list and press *Enter*.

Note: To define the same connection type for vectored pins or signals, define a connection type for any one of the bit, and right-click on the cell and choose the *Apply to Bus <Net Name>* option.

Note: You can also define the connection type in the *Properties window*.

Defining External Connections for Virtual Interface

FSP provides you support for Virtual Interface, which are created on the FSP canvas as place holders for real component interfaces. A virtual interface becomes an interface to the FSP hierarchical block. Therefore, the ports on the FSP hierarchical block symbol can be used to connect to a real component in the schematic.

After running the design, the virtual interface nets are automatically set as *Extend as External Port* in the *Connection Type* column in Design Connectivity window. These nets are displayed in the disabled mode in Design Connectivity window.

Generating Symbols, Schematics and Placement Data

After creating the basic design, you need to generate the symbol data for the components used in the design, the schematic, and the placement data for the PCB board. Since the components are already linked with the associated symbol and footprint (using Add Part dialog box) you do not need to generate the symbol. The symbol data will be reused by FSP.

The following section explains step-by-step procedure to generate or re-generate symbols and schematics.


Symbols, schematics and placement data can either be generated individually by invoking the respective forms using separate menu commands or using *Symbol Schematic Generation Wizard*. The *Symbol Schematic Generation Wizard* guides you through a series of steps to define the required attributes to generate the symbols and schematics for Capture, and to generate the initial placement data for PCB Editor. The wizard takes you through the following steps:

- Setting up OrCAD Symbol Data
- Generating Capture Symbols
- Generating Capture Schematics
- Generating PCB Placement Data

To generate the symbols and schematics, perform the following steps:

1. Choose *Generate – Schematic Generation Wizard*.

The Symbols Schematic Generation Wizard is displayed with Setup OrCAD Symbols Data page.



Note: The parts with existing symbol, is displayed in disabled mode.

2. In this page, you can perform the following steps:

a. Click *browse (...)*

The Specify OrCAD Symbol to Generate dialog box is displayed.

b. Click *browse (...)*, to browse and select a .olb file.

c. Specify the package name in the *Package Type* field.

d. Click *OK* of the Specify OrCAD Symbol to Generate dialog box.


e. Select a row and click *Customize Symbol*, in the Setup OrCAD Symbols Data page.

The Instance Symbol Editor is displayed.

f. Do the required changes and click *OK*.

3. Click *Next*, to advance to the Generate OrCAD Symbols page.


The Generate OrCAD Symbols Data page is displayed.



This page lets you to generate the OrCAD symbols for the parts (which are not linked) used in the design. After generating the symbols, these symbols are used to capture schematics. You can generate or regenerate symbols for the parts. The existing symbols can also be reused by FSP for the parts in the design.

4. Click *Next*, to generate the symbols and advance to the Generate OrCAD Schematics page.

The Generate OrCAD Schematics page is displayed.



Before you generate schematic for the design, you need to decide the type of design to create, which depends on the FSP flow methodology you choose. The FSP solution supports the following two flow methodologies:

- ☐ Hierarchical
- ☐ Hybrid

In the **hierarchical method**, the design intent is captured in FSP and the schematic generated is encapsulated inside a hierarchical schematic block. FSP manages the schematic block entirely and the user need not be concerned about the contents of the block. The FSP design defines ports in the hierarchical block that allow you to connect the design to external circuitry. You integrate your schematic block in the FSP design project by importing your design on separate pages in the FSP design project. You can then make connections of the FSP hierarchical block with external circuitry.

This approach is best suited when the connectivity between the FPGA and the interface components is not frozen and is likely to undergo some iterations.

In the **hybrid method**, the schematic is generated from FSP as a flat design. Only the FPGA is instantiated as a hierarchical block symbol in the schematic. However, it is not a root-level hierarchical block. Unlike the hierarchical method, here you integrate the schematic block with a PCB design project. There is only one level of hierarchy. Symbols of all the components and FPGA block are placed at the same level of hierarchy.

This approach is best suited when the connectivity between the FPGA and the interface components is fixed.

See the [Appendix 1, “FSP - Supported Flow Methodology,”](#) for a detailed description of the hierarchical and hybrid methods.

After you have decided which methodology you want to follow for generating the FSP design, you can generate the OrCAD Capture schematic for the FSP design. This schematic can later be imported in your PCB design project.

In an FSP design, pins of the FPGA symbol are connected by a wire stub with the signal name and offpage connector symbols and port symbols are placed wherever required. Each interfacing component can have one or more split symbols.

Note: To generate the OrCAD Capture schematic for a design, you need to have the OrCAD Capture symbols for all the parts used in your design.

Note: FSP does not support to use of custom off page and port connectors in the generated the schematic. FSP always uses off page and port connectors from standard library in the Cadence installation.

5. Specify the following details in the Generate OrCAD Schematic page:
 - a. Location of the schematic to be generated in *Schematic Output Directory* field, or click *Browse* to browse to the location where you want to generate the schematics.
 - b. Name of the project (.opj) file in *Project Name* field.
 - c. Name of the design containing the schematic sheets for the design in *Schematic Name* field.
6. Select the *Create Top Level Design* check box.

This creates a top-level design under which the FSP schematic will be available as a block.

Important

This option is required only for the **hierarchical method** where the complete FSP design is encapsulated inside a hierarchical block. Ensure that this option is unchecked if you are using the **hybrid method** because flat sheets are generated in this method and the complete FSP design is at the same level of hierarchy.

7. After selecting the *Create Top Level Design* option, the *Top Level Schematic* field is enabled. You can change the top-level design name.

Note: *Top Level Schematic* field displays the name of the top-level design. This field is disabled for the **hybrid method**.

8. If you are using terminations in FSP, ensure that *Place termination blocks in separate pages* check box is selected.

This steps ensures that termination blocks are placed on a separate page.

9. Click ellipsis in the *Block Location* field, to specify the symbol location.
10. Select the *Skip Unused Splits* check box next to each instance to omit unused split symbols from the generated schematic.

Note: If you want all split symbols in the generated schematic, deselect the option.

11. Click *Finish*, to generate the OrCAD schematics.

Note: You can generate the PCB placement data by using the *GenerateLayoutData* tcl command to recreate the floor plan captured in FSP and to generate the initial board, the `placement.xml` file is generated.

This file contains the following information:

- ☐ Identification of FSP instances (instance ids) and their location on the board (x, y)
- ☐ Mirror to identify if the instance is to be placed on top or bottom layer on the board
- ☐ Rotation angle

The Message window displays the successful creation message and path of the board file. You can click the link to directly open the location.

Updating the PCB Editor Board (Back Flow)

The front-to-back flow is common for hierarchical and hybrid methods. You need to create your netlist to synchronize the schematic and the board for the design.

Updating the Board File with Schematic Changes

1. Choose *Tools – Create Netlist*, in Capture.
2. Select the Create or Update PCB Editor (Netrev) option.
3. Specify the `.brd` file of the PCB design project as the input board file.
4. Specify the `.brd` file of the PCB design project as the output board file.
5. Click *OK*.

The Allegro PCB Editor is launched.

Importing Placement File

In case PCB Editor does not launch, you can launch it by typing *Allegro* in Run command window. In PCB Editor, you will first import the placement data file which contains placement information for all the instance in the FSP canvas:

1. At the command console, type *place fsp* and press Enter.

2. Browse to the `placement.xml` file and click *Open*.

The fsp board is placed.

FSP generates placement data up to six places of decimal when specifying the x and y positions of components in inches, while PCB Editor supports a maximum of four decimal places. When placing components on the board, PCB Editor rounds off the values to four places of decimal. Therefore, when the FSP instances are placed in PCB Editor, you might notice a slight shift in the position of the components. In the round trip flow, the placement of FSP instances change in the FSP canvas as the coordinates are already rounded off to four places of decimals.

Now you can make the layout changes such as placement change as required. For detailed information on PCB Editor, see the *PCB Editor User Guide*.

Updating FSP Design from Allegro Board (Back Flow)

Modifications in the board file, such as redrawing the board outline, changing components placement, and renaming reference designators need to be communicated back to the logical design. In FSP, you can back annotate the following changes:

- Board outline
- Component placements
- Reference designators

Note: Other changes such as renaming or removing nets and swap pins cannot be back annotated to the logical design.


You can backannotate the changes by importing the board file into original logical design. You can import an FSP initiated or non-FSP initiated board in FSP, using *File – Import Allegro Design* command.

For detailed information, see the Working With Board Files in *Allegro FPGA System Planner User Guide*.

To update the logical design with the changes made in the board file, perform the following steps:

1. Choose *File - Update Design from Board*.

The Update Design from Allegro Board dialog box is displayed.



2. Specify the board file name and path to the board file in Board File field or click *Browse* to select the board file.

By default all check boxes are selected to ensure that changes to the board outline, component placement, and reference designators are imported in the FSP design. However you can modify the selection to import selective data.

3. Click *Update* to update the design.


The progress of updating design is displayed in Log window.

FSP - Supported Flow Methodology

Before you generate a schematic from the FSP design, you need to decide the type of FSP design to create, which depends on the FSP flow methodology you choose. The FSP solution supports the following two flow methodologies:

- Hierarchical Method
- Hybrid Method

Hierarchical Method



In the hierarchical method, the design intent is captured in FSP and the schematic generated is encapsulated inside a hierarchical schematic block. FSP manages the schematic block entirely and the user need not be concerned about the contents of the block. The FSP design defines ports in the hierarchical block that allow you to connect the design to external circuitry. You integrate your schematic block in the FSP design project by importing your design on

separate pages in the FSP design project. You can then make connections of the FSP hierarchical block with external circuitry.

This approach is best suited when the connectivity between the FPGA and the interface components is not frozen and is likely to undergo some iterations.

Important

If you make any changes to the FSP schematic block in Capture, these changes will be overwritten the next time you re-generate the FSP design in the System Planner.





Figure 1-1 FSP Design - Hierarchical Method

There are two levels of hierarchy, the FPGA block and the rest of the FSP design. FPGA block symbols and other interface components are placed at the same level of hierarchy and are interconnected.

To create a hierarchical FSP block, you must ensure that the Create Top Level Design option is selected in the Allegro Schematics dialog box. See [Comparison Between Hierarchical and Hybrid Methods](#) on page 7 for detailed information on how to create an FSP schematic.




To integrate your PCB design project with your generated FSP design you can follow three approaches.

1. You can copy and paste the pages of your PCB design into the root level of the hierarchical FSP schematic design. You then make the connections between the ports in your externally imported design to the external nets of the FSP root schematic block.
2. You can create a hierarchical block of your PCB design. You then create a new page at the root level of the FSP design project and instantiate this hierarchical block in this new page. You then make the required connections between the FSP hierarchical block and instantiated block of the external design.
3. You can instantiate the .olb of your FSP design in any page of your PCB design. You then make the required connections between the instantiated block of the FSP design and your PCB design.

ECOs in Hierarchical Method

In the ECO changes in the FSP design can include connectivity changes between the FPGA component and the interface components, and changes in pin assignment in the FPGA block.

- In ECO mode, the option for creating the FSP top level design remain automatically turned off. On schematic regeneration, any changes in the FSP external nets get reflected on the schematic block.



- If an OrCAD schematic design is imported as separate pages in your FSP design you can regenerate your FSP design with no impact to the externally imported design.
- The schematic below the hierarchical block for the FPGA is completely regenerated.


Is This the Right Solution for Me?

The hierarchical method is easy to understand and offers almost complete isolation of FPGA changes to schematic. The ECO process is also simple to understand. This method also facilitates quick capture of terminations in FSP.

On the flip side, the hierarchical method creates a potentially large hierarchical block symbol. Also, the schematic generated by FSP cannot be modified in a schematic editor. Additional work is required for defining the terminations in FSP and the implementation in schematics.

In the hierarchical method, you need to make all the nets as external nets in order to make connections between the interface components and the schematic components in the PCB design project.

Hybrid Method



In the hybrid method, the schematic is generated from FSP as a flat design. Only the FPGA is instantiated as a hierarchical block symbol in the schematic. However, it is not a root-level hierarchical block. Unlike the hierarchical method, here you integrate the schematic block with a PCB design project. There is only one level of hierarchy. Symbols of all the components and FPGA block are placed at the same level of hierarchy. This

approach is best suited when the connectivity between the FPGA and the interface components is fixed.





Figure 1-2 FSP Design - Hybrid Method

Terminations between the FPGA and interface components can be captured in FSP or on the schematics.

To create the FSP design using the hybrid method, you must ensure that the *Create Top Level Design* option is deselected in the Allegro Schematics dialog box. See [Comparison](#).

Between Hierarchical and Hybrid Methods on page 7 for detailed information on how to create an FSP schematic.



See Comparison Between Hierarchical and Hybrid Methods on page 7 for detailed information on how to create an FSP schematic.

Integration with the PCB Design Project

In the hybrid mode, to integrate the FSP design with the PCB design project, you can import (using copy and paste) the PCB design project pages into your FSP design.

Note: If you regenerate the hybrid FSP design, the externally imported pages of your PCB design project will be completely lost and you will need to re-import these pages and re-create all connections to the FSP design.

Alternatively, you can import (using copy and paste) the FSP design project pages into your PCB design.

Note: If you regenerate the hybrid FSP design, you will need to re-import the new FSP pages into your PCB design re-create all connections from FSP to the PCB design.

ECOs in the Hybrid Method

- Any optimization performed on the FSP project within the System Planner like swapping nets across FPGA pins can be exported to the FSP design project by using the Update Hierarchy Schematic Page option.
- The flat schematic sheets containing the non-FPGA and FPGA hierarchical symbols are generated initially and not updated via ECO.
- You have the option to generate schematic sheets only for updated FPGA components.

-
- All the new schematic sheets need to be manually integrated in the existing design and you must update the connectivity with the block symbol.

Is This the Right Solution for Me?

This method has reduced level of hierarchy compared to the hierarchical method. In a design, the hierarchical block symbols are required only for FPGAs. Terminations can be captured in FSP or on the generated schematic. However, If terminations are defined in FSP, extra work is required for defining the terminations in FSP and it's implementation in schematics. Unlike the hierarchical method, where the entire FSP block is re-imported in case of an ECO change, in the hybrid method, you need to understand the changes made in FSP and decide on the appropriate method to update.

Comparison Between Hierarchical and Hybrid Methods

Feature	HIERARCHICAL METHOD	HYBRID METHOD
FPGA	Block	Block
Connectivity	Between the FPGA block symbol and interface components	same as hierarchical
FSP-generated design schematic symbol	Yes	No
Top-level design	root	FSP design
Terminations	In FSP only	In FSP + schematic
PCB design integration	Import block or the root-level design	Import sheets
Schematic modification	Generated schematic cannot be modified	Generated schematic can be modified except for the FPGA hierarchal block, which cannot be modified

Feature	HIERARCHICAL METHOD	HYBRID METHOD
ECO	<ul style="list-style-type: none"> ■ Primitive symbols have to be copied again ■ The complete FSP schematic block is re-imported 	<ul style="list-style-type: none"> ■ Any connectivity change between FPGA and interface components is done manually ■ You can generate schematic sheets only for updated components. ■ The FPGA block is re-imported.
Where to use	In scenarios where the connectivity between the FPGA and interface components is not frozen.	In scenarios where connectivity between the FPGA and interface components is fixed.

FSP – Allegro Integration Flow

FPGA Design Flow – The Problem

FPGA-based PCB design is an iterative and time-consuming process. This process increases the number of iterations between the FPGA engineer, the schematic engineer, and the layout engineer to finalize optimal pin assignments that improve routing on the PCB. A minor layout optimization to the FPGA design impacts the logic, schematics, and also layout. Also, changes made late in the design cycle cause significant schedule slips. Besides, during the design stage all the engineers focus on their specific areas or modules instead of considering the entire design as a single project. This results in longer design cycles.

FSP - Allegro Integration Flow – The Solution

The FSP – Allegro Integration flow provides an intuitive environment between the different tools. It enables a non-FPGA engineer to swap FPGA pins without the knowledge of FPGA IO DRCs. The FSP – Allegro Integration flow solution keeps the design database and the engineers in sync throughout the design cycle. The end result is shorter design cycles, improved schedules and minimized possibility of errors.

In the FSP – Allegro integration flow, FSP runs as an engine under the Allegro PCB Editor. The FSP engine running in the background in Allegro PCB Editor guides you through the valid pin swaps, that conform to the FPGA DRCs. Pin swaps minimize the length of rats and crossovers.

The FSP - Allegro Integration provides two commands, Auto Pin Swap and Manual Pin Swap. These two commands provides you with the right level of control on pin swaps depending on the phase of the design. The Auto Pin Swap command absorbs the layout-specific details such as bundle flow path, breakout direction, breakout traces and automatically performs pin swaps to improve the routing scenario and provides a router-friendly pin optimization environment in Allegro PCB Editor. It's bundling and flow planning capability enables you to visualize bundle flow patterns in Allegro PCB Editor and lets you perform pin swaps in large volumes to clean up the crossovers. On the other hand, the Manual Pin Swap command provides you the flexibility to take a finer control of your design and manually change the pin assignments to match your routing needs.

The FSP - Allegro Intergration flow provides you with maximal flexibility to adapt it to match your requirements. For example, you can choose to follow a two database approach, where you create a copy of the FSP database, associate it with the Allegro database to make changes and backannotate the changes into the original FSP database. You can also choose to use a single database and directly associate the original FSP database with the Allegro database.


Depending on the phase of the design, you may want to allow the FSP engine to make changes that require schematic generation or set the ECO flag on the FSP database to restrict the FSP engine in Allegro from making any changes that require a schematic generation.

The FSP – Allegro integration flow includes the sequences of tasks performed by different engineers in different tools to design a printed circuit board (PCB). FSP engineer creates the initial design in FSP, schematic engineer performs the schematic changes in Design Entry HDL, and layout engineer targets optimizing FPGA pins in Allegro PCB Editor.

Important

All the engineers need not to work on the complete flow. An engineer experienced with one or more tools used in the flow can work on the FSP – Allegro Integration flow.

The FSP – Allegro integration flow supports the FSP design database across different tools and domains. The following figure depicts how FSP design data is propagated between FPGA System Planner, Design Entry HDL, and Allegro PCB Editor.



The FSP – Allegro integration flow involves the following high-level tasks:

1. Capture the initial design in FSP, synthesize the FPGA IO pin assignments, and generate symbols and schematics.

-
2. Update the design in OrCAD, perform schematic changes, and package the design.
 3. Associate the FSP design in Allegro and perform manual and auto pin swaps.
 4. Backannotate the changes made in the board in FSP.

The development of any design requires ECO changes or incremental changes and design synchronization between the FSP design, the schematic, and the board. Based on how you prepare your design, you make and synchronize the changes in one of the following two ways:

■ **The Beginning Phase**

In this phase, you may want to plan your design and would have the flexibility to make major changes in the design that require incremental schematic changes.

■ **The Last Phase**

In the last phase of the design cycle, you may want to restrict the FSP engine to make only ECO changes to the design that do not require a schematic regeneration.

The Beginning Phase


In the beginning phase, you may want to make large volume changes to the design. These changes may not be backannotated from the Allegro board to schematics and hence require schematics regeneration. In this phase, you would not concern about schematics going out of sync with FSP and Allegro databases. You use both the pin swap commands to make connectivity changes that improve the routing scenario on the Allegro board. The changes made in Allegro are automatically backannotated to the associated FSP database.

If you are using a two database methodology, you use Design Comparison form to synchronize the changes between FSP original and copy databases. To make any further iterations, you can forward the changes in FSP copy database to Allegro PCB Editor by reassociating it with the Allegro database. Once you are satisfied with the changes you have made, you can regenerate schematics to bring back the schematics in sync with the FSP and Allegro database.

If you are using a single database methodology, you can open the FSP database in FSP and make further changes.

The following figure depicts the beginning phase of the design cycle.

The Beginning Phase



In the beginning phase, you:

1. Capture the initial design in FSP, generate symbols and schematics and take the backup of the FSP design.

Note: Ensure that ECO flag is not set, unless if you want to proceed to the last phase of the design cycle.

For detailed information, see the [Project Creation and Setup \(Front Flow\)](#) section the [Generating Symbols, Schematics and Placement Data](#) section.

2. Package the design.

For detailed information, see the [Packaging the Design](#) section.

3. Load FSP design in PCB Editor.

For detailed information, see the [Loading FSP Design in PCB Editor](#) section.

4. Synchronize FSP design with board.

For detailed information, see the [Synchronizing Design between FSP and Allegro](#) section.

5. Perform manual pin swaps or auto pinswaps on PCB Editor board.

For detailed information, see the [Swapping FPGA Pins in PCB Editor](#) section.

6. Synchronize board with FSP design.

For detailed information, see the [Synchronizing Design between Allegro and FSP](#) section.

7. Merge the changes in the original FSP design.

For detailed information, see the [Merging Changes with the FSP Design](#) section.

8. Make changes in the FSP design and regenerate the schematic.


For detailed information, see the [Regenerating Symbols and Schematics](#) section.

9. Repeat the steps from two and seven for further connectivity changes.

The Last Phase

In the last phase, an ECO mode flag is set in the FSP design. An FSP design with ECO mode flag running in the background in Allegro PCB Editor allows pin swaps that do not require schematic regeneration. The following figure depicts the last phase of the design cycle.

The Last Phase



In the last phase you:

1. Open the existing design and set the ECO flag in FSP.

For more information about how to set the ECO flag, see the [Setting up ECO Mode](#) section.

2. Load FSP design in PCB Editor.

For detailed information, see the [Loading FSP Design in PCB Editor](#) section.

3. Synchronize FSP design with board.

For detailed information, see the [Synchronizing Design between FSP and Allegro](#) section.

4. Perform manual pin swaps or auto pinswaps on PCB Editor board.

For detailed information, see the [Swapping FPGA Pins in PCB Editor](#) section.

5. Synchronize board with FSP design.

For detailed information, see the [Synchronizing Design between Allegro and FSP](#) section.

Tasks to Perform in Integration Flow

Project Creation and Setup


In the FSP – Allegro Integration flow, the first task you perform is creating a new project. You then begin the design process by creating a logic design and then generate a board-level design.

Launching the FPGA System Planner

Launch FSP by typing `fpgasysplanner` in the *Run* command window or in the Command Prompt.

Setting up the License

The *Cadence Product Choices - <Release Name>* dialog box appears, when you invoke the FPGA System Planner.



The *Cadence Product Choices - <Release Name>* dialog box allows you to choose between different products. Depending on the product, different components and features are available.

At the beginning stage of the design cycle, you can select a higher product option. Selecting a higher product option enables the Auto Pin Swap commands in Allegro PCB Editor. The Auto Pin Swap commands are available only in the *Allegro ASIC Prototyping with FPGAs* and *Allegro 4 FPGA System Planner Option* products. At later stage of the design cycle, you can select a lower product option for the ECO changes for the same design. For example, Select the *Allegro 4 FPGA System Planner Option* product for a two FPGA design that needs to be planned and later in the design cycle when same design is targeted for ECO pin swaps you may select *Allegro 2 FPGA System Planner Option*.

To select a product from *Cadence Product Choice - <Release Name>* dialog box, perform the following steps:

1. Select a product.
2. Select the *Use As Default* option.

Note: Select the *Use As Default option* to invoke the selected product license every time you invoke FSP.

3. Click *OK*.

The *<product_name>- What do you want to do...?* dialog box is displayed. Use this dialog box to create a new project or open an existing design.

Creating a New Project

The steps to create a new project are covered in the [Creating a New Project](#) section.

Setting up Libraries

The steps to add libraries in your FSP design are covered in the [Setting-up Library for the FSP Design](#) section.

Defining NetGroups for Nets

In the FSP – Allegro integration flow, the Auto Pin Swap optimization is performed on bundles in Allegro PCB Editor. Bundles allow you to associate multiple connections and manipulate them as a single entity within the design. They enhance your visual understanding of the routing strategy for complex designs in Allegro PCB Editor.

In Allegro PCB Editor, rats are combined into bundles based on the NetGroup definitions. A NetGroup is a group of nets that you treat as a single entity in FSP. A net can belong to only one NetGroup at a time.

Important

NetGroups propagated from FSP are locked in Allegro PCB Editor for editing. To make changes, you need to come back to FSP and make the required changes. After making the changes, regenerate the schematics and update the board to reflect the NetGroup changes on the Allegro board.

Important

NetGroups are not propagated through schematic generation. You need to run the NetGroup script manually in Allegro PCB Editor to reflect the NetGroups in Allegro PCB Editor. NetGroup script is generated in the project directory at the time of OrCAD schematic generation.

Note: The steps for creating bundles using IFP and Constraint Manager are not covered in this flow. See the, [Working with Global Route Environment User Guide](#) for more information.

In FSP, nets are allocated together based on the interface logical groups. A NetGroup can be automatically created for nets using interface logical groups. NetGroups can be created automatically or manually in FSP. Automatic creation of NetGroups is recommended over the manual method. Manually creating NetGroups is a tedious task as it requires naming hundreds of nets. You can also combine automatic and manual grouping methods. For example, you first auto-create NetGroups and then edit some of NetGroups manually.

To set up your design for NetGroups, perform the following steps:

1. Choose *File – Settings*.

The Settings dialog box is displayed.

2. Click the *NetGroups* tab.
3. Select *first* option to auto create NetGroups on device protocol signals.

When selected, the NetGroups are automatically created on device protocols, when no NetGroups are existing.

4. Select *second* option to auto create NetGroups for interface signals.


When selected, the NetGroups are automatically created on interfaces based on their logical group names.

5. Specify the maximum number of nets allowable in a group.

For example, for a 64-bit size of interface group U2.Data<0>.....<63>, select the *first* option and specify the NetGroup size as 16. The NetGroups for the interface group nets are automatically defined as.

- ☐ U2.Data1<0>...<15>
- ☐ U2.Data2<16>...<30>
- ☐ U2.Data3<31>...<45>

- U2.Data4<46>...<63>



6. Click *OK* to save the settings.

When you place the interface components on canvas or create device protocol, net groups are automatically created based on the specified parameters.

Placing Component and Setting Target

The steps to place both the interface and device instances on the canvas and specify the target to device instance option are covered in [Placing Components and Setting Targets](#) section.

Note: Use the *Pin Properties of Interface Instance* form to view NetGroups of the interface nets and for device protocols use *Edit Protocol* editor.

Running Design

The steps to run the design are explained in the [Running the Design](#) section.

Adding and Mapping Power Regulators

The steps to add and map power regulators are covered in the [Adding and Mapping Power Regulators](#) section.

Defining Terminations, Decoupling Capacitors, and External Ports

The steps to define and apply terminations, decoupling capacitors, and external ports are covered in the [Defining Terminations, Decoupling Capacitors and External Ports](#) section.

Generating OrCAD Symbols, Schematics and Placement Data

The steps to generate OrCAD symbols and schematics are covered in the [Generating Symbols, Schematics and Placement Data](#) section.

Preparing FSP Design for Integration

FSP stores the complete database as a single file. You may choose to work directly on the FSP design or take a backup of the FSP design and directly work on the original FSP design. You can also work on the backup design and later merge the changes with the original FSP design.

A single FSP design (.fsp) can be sent to the layout engineer for optimization. The layout engineer can use the FSP design file (.fsp) as FSP engine, by loading FSP design file in Allegro PCB Editor to perform pin swaps. All swap and optimization changes made within Allegro PCB Editor are updated simultaneously in the FSP design file. This FSP design file can be sent back to the FSP engineer to merge it with the FSP design.

Note: If the engineers are working on the same network, they can use a single FSP design file for integration or they can share the FSP design file if they are at geographically separate locations.

Creating a Copy of FSP Design

After completing your design project, you create a backup of your design by using any one of the following main menu options.

- Using *File – Create Design Copy*.
- Using *File – Save As*.

This design copy is used as an FSP engine in Allegro PCB Editor to perform pin swaps. In the beginning phase, it is recommended that you take a backup of your design and work on the design copy. However, in the last phase of the design cycle, you do not need to create a backup of your design if you plan to work directly on the master design. You can directly synchronize your master design with the Allegro database and perform pin swaps.

To create a backup of your design, perform the following steps:

1. Choose *File – Create Design Copy*.

The Specify Design Copy Path dialog box is displayed and, by default, displays the output folder of the current project and file name with format `<design_name>_<copy>.fsp` in *File Name* field.

2. Click *Save* to save the design in the same directory with the default name or browse to the different directory and enter a new name.

The Message Log section displays the successful creation message and path of the design copy. You can also click the link to directly open the directory.

Packaging the Design

After you have created the design copy, run the *Export Physical* command from Project Manager to synchronize the schematic with the board design. However, you can also make changes in the schematic before packaging the design. Changes such as signal name and reference designator changes can be updated easily in the board. Any other changes made in the schematic cannot be backannotated to the FSP design in the FSP – Allegro integration flow.

To update the board with the schematic, perform the following steps:

1. Open the *Run* window and enter *projmgr*.

The Cadence Product Choices dialog box is displayed.

2. Select a suitable product and click *OK*.

The Project Manager window is displayed.

3. Choose the *Design Sync* icon from the Project Manager window and click *Export Physical*.

The Export Physical dialog box appears.

4. Enter the name of the existing PCB Editor file that needs to be updated in the *Input Board File* field or click *Browse* to browse to the input board file.
5. Enter the name of the resulting updated file in the *Output Board File* field or click *Browse* to browse to the output board file.

If you specify the output board file as the same as the input board file, Packager-XL overwrites the existing file. If you specify a new file (<any_name>.brd), a new board file is created.

6. Click *OK*.


The Progress Window appears displaying the progress of the packaging process. The design is considered packaged when the packaging process is completed.

Launching the PCB Editor

Enter *Allegro* at run command and click *OK*, to start the PCB Editor. The <Release Name> <Product Name> *Product Choices* dialog box is displayed.

Setting up the License

All the FPGA System Planner product options are only available in the *Allegro PCB Design GXL, XL, L (Legacy)* series products. You may choose between different *Allegro PCB Design* products and the available FSP product options. Depending on the selected products different features and options are available in the Allegro PCB Editor canvas. For example, Interconnect Flow Planner (IFP) mode is not available in the lower capability product (*Allegro PCB Design L*) and *Auto Pin Swap* feature is not available when you choose *2 FPGA System Planner* or *FPGA System Planner - L* product options.



To choose a product, perform the following steps:

1. Select a product *Allegro PCB Design GXL, XL or L (Legacy)* options in the *Select a Product* pane.
2. Select any one from the following options based on the number of components used in your design.

- ☐ ASIC Prototype W/FPGA's
 - ☐ 4 FPGA System Planner
 - ☐ 2 FPGA System Planner
 - ☐ FPGA System Planner - L
3. Click *Use as Default* if you want to use the selected product option as the default product choices when every time you invoke the PCB Editor.
 4. Click *OK*.

The Allegro PCB Editor canvas is displayed. At anytime during the design cycle, you may change the product options based on your preferences.

Loading FSP Design in PCB Editor

Initially you need to load the FSP design in Allegro PCB Editor using *FSP Load database* dialog box. When the load process completes, FSP design starts working as backend engine in the background in Allegro PCB Editor. With FSP design running in the background, Allegro PCB Editor provides an interactive environment allowing you to make pin swaps in real time ensuring that the pin swaps that you make are correct for FPGAs.

Important


During the design cycle, you perform this step only once at the initial stage. From next time, you can directly invoke Allegro PCB Editor and synchronize the design.

To load the FSP design in PCB Editor, perform the following steps:

1. Choose *Place – FPGA System Planner – Load Database*.

The FSP Load Database dialog box is displayed.

2. Click *Browse...* to choose the location where the design copy is stored.




3. Click *OK* to import the design copy.

The FSP Engine Status window is displayed mentioning that FSP engine is starting and connectivity is being verified. The *FSP Synchronize* dialog box is automatically displayed, when loading completes.

Synchronizing Design between FSP and Allegro

In the FSP – Allegro integration flow, at this stage the board and the FSP designs may be out of sync. To start making pin swaps, you need to synchronize the FSP design with the board.



The following three changes may occur during the transfer of the design from FSP to board:

1. Pin Swaps

These are the connectivity differences between FSP and Allegro databases.

2. Schedules

These are net schedule differences on the multi-segment nets such as deep and wide or multi-point connections between FSP and Allegro databases.

3. Placement

These are placement changes between FSP and Allegro databases.

After the FSP design is loaded, the databases are verified for their compatibility.


If the databases have irreconcilable differences that cannot be merged, you will not be allowed to proceed further or use any of the pin swap commands. In such case, you will have to regenerate the schematics, package the design, and update the board to bring back FSP and Allegro databases in sync.

If the databases have differences that can be merged, the *FSP Synchronize* dialog box is displayed. In the *FSP Synchronize* dialog box, any category with red color indicates that differences were found in the corresponding category. The green color indicates no differences found, and the yellow color indicates that differences can be ignored during synchronization.

To synchronize the FSP design with the Allegro database, perform the following steps:

1. Select *Select All* option.

For *Placement (Required)* option, the *FSP → Allegro* sub option is selected by default if no components are placed on the Allegro canvas. Otherwise, the *Allegro → FSP* option is selected by default.




2. Click *OK*.

The components with ratsnests are displayed on the Allegro PCB Editor canvas.

Swapping FPGA Pins in PCB Editor

When synchronization completes, the design somewhat looks as shown in the following figure. The design shown in the following figure is used as an example to explain different types of optimization commands in this section.



Before using different optimization commands, it is important that you understand and gain more experience with different optimization commands. This may help you to adopt a more custom approach based on your specific designs and work environment.

Setting up the Design for Optimization

You will now learn to set up the design for optimization in the IFP environment. The IFP environment exists within Allegro PCB Editor as an application mode. Activate the IFP mode before you set up the design.

The IFP application mode can be activated by performing any one of the following steps:

- Enter `ifp` in the Command Console window.
- Choose *Setup – Application Mode – Planning Mode*.

- Click the IFP Application Mode toolbar button.

Displaying Bundles

Once the IFP application mode is activated, bundles need to be displayed to perform optimization. Bundles are created by IFP based on the NetGroup definitions. The NetGroups may be either those defined by you in Allegro or those are propagated from FSP through schematics. If you do not want to consider bundling using NetGroup property, you can bundle the rats using Constraint Manager. For detailed information about bundling the rats using Constraint Manager, refer to the [Global Route Environment User Guide](#).

To view bundles, perform the following step:

- Right-click on the canvas and choose *Show All – Bundles*.


Note: Make sure that nothing is selected on the canvas, before performing the step.

To remove the ratsnests from the canvas, perform the following step:

- Right-click on the canvas and choose *Blank All – Rats*.

The following figure depicts the example design with bundles. You are now ready to perform optimization on bundles.

Note: At any time during the design cycle, you can modify the bundle definitions. Bundle modification tasks are available in the right mouse button menu options. For detailed information, refer to the [Global Route Environment User Guide](#).



Performing Pin Swaps on Bundles

This section describes different types of optimizations and the tasks associated with each type of optimization. The following are two different pin swaps methods.

- Auto Pin Swap
- Manual Pin Swap

Note: This section does not include a detailed description of the optimization tasks and other IFP tasks which are required while routing the design. It is assumed that you are familiar with graphic user interface of the IFP within Allegro PCB Editor. For more information about the different types of optimizations, see the Allegro PCB and Physical Layout Command

Reference: [F Commands Guide](#) and about the IFP tasks, see the [Working with Global Routing Environment User Guide](#).



Auto Pin Swap

The Auto Pin Swap command is also called as Breakout Based Optimization (BBO) because breakout locations are considered during optimizations. The Auto Pin Swap commands are the design solution designed to reduce the gap between layout and IO synthesis. The command enables a router-friendly pin assignment that minimizes the length of the rats and number of crossovers on the PCB. The command has an inbuilt ability to assess the routability of the assigned pins and swap pin to achieve minimum crossovers. This helps in minimizing the number of routing layers.



The Auto Pin Swap command restricts its scope based on the phase of the design. In the beginning phase, i.e., when the associated FSP design does not have an ECO flag, the command might perform pin swaps that require schematic regeneration to update schematics. In the last phase, i.e., when the associated FSP design has the ECO flag set, the command will make only those swaps that can be backannotated to the schematics from Allegro PCB Editor.

In Allegro PCB Editor, the Auto Pin Swap command provides three options. Depending on the state of routing on the bundle, you may choose one of the options. To optimize a bundle using Auto Pin Swap command indicates that, you wish the FSP engine to consider the layout specific data such as gather points and breakout/fanout locations to figure out the best connections for the bundle on the selected FPGA.

The following table outlines the advantages of considering the breakout locations.

Scenario	Before Optimization	After Optimization
Rats from bundle gather point to pinout locations (without breakout)		

Rats from bundle gather
point to pinout locations
(with breakout)



In Allegro PCB Editor, you use *Auto Pinswap* dialog box to perform optimization. Three different options are available for pin swaps in the Auto Pinswap dialog box.

Note: Before performing optimization using Auto Pin Swap commands, make sure that all the fanouts or breakouts for the respective components are properly drawn. You can do this by choosing *Route – Connect* option from main menu.

The following section helps you in selecting an appropriate Auto Pin Swap command based on the routing state of the bundle and on the type of changes you want to make.

Rake Order Based Optimization

The rake order specifies the order of rakes drawn from bundle gather point to the routing end point.

To perform rake order optimization, perform the following steps:

1. Click on the bundle.
2. Choose *Place – FPGA System Planner – Auto Pinswap*.



The *FSP Auto Pinswap Option* dialog box is displayed.

3. Select *Rake Order* option and click *OK*.

The rats from the selected bundle gather point to the rakes are cleaned up. See the following figure.

Rats before optimization

Rats after optimization



Breakout Order Based Optimization

The Breakout order is the radial order of the breakout etches from the center of the BGA. The breakout order optimization should be used after breaking out the pins on both sides of the bundle.

To perform breakout order optimization, perform the following steps:

1. Click on the bundle with left mouse button.
2. Choose *Place – FPGA System Planner – Auto Pinswap*.


The *FSP Auto Pinswap Option* dialog box appears.

3. Select *Breakout Order* option and click *OK*.

The breakout order optimization yields better results over the rake order optimization for cases where breakout is done on the BGA corner. See the following figure.

Rats before optimization

Rats after optimization




Re-assign Bundle Pins

The Re-assign Bundle Pins command lets you reassign the bundle pins to a new set of pins that are nearer to the bundle gather point. This is useful when you see breakout from the pin locations towards the bundle gather point occupies most of the BGA or board space as shown below.

Rats assigned to Farthest Bank

Rats reassigned to Nearest Bank



The Reassign Bundle Pins option in the *Auto Pinswap* dialog box lets you reassign the bundle pins to the banks that are close to the bundle gather point(s).

Note: In some cases, the reassignment of bundled pins is not guaranteed due to various reasons such as non availability of free banks near bundle gather points and conformity of bundle definitions based on FSP logical groups.

Note: Reassign bundle pins feature is aligned with the logical groups definition and design settings such as Use Banks setting specified in FSP. Before you use the feature it is important that you understand the methodology.

To perform reassign bundle optimization, perform the following steps:

1. Select on the bundle.
2. Choose *Place – FPGA System Planner – Auto Pinswap*.

The *FSP Auto Pinswap Option* dialog box appears.

3. Select *Reassign Bundle Pins* option and click *OK*.

The bundle pins are moved to the bank that are near to bundle gather point.

Manual Pin Swap

The Manual Pin Swap command is useful, when major part of the design is completed and you wish to make final changes such as pin swaps and net moves with minimal volumes. The FSP design running in the background in Allegro PCB Editor, provides an intuitive environment for manual pin swapping. It automatically recommends pins for you on the FPGA component to swap to reduce crossovers.

In the last phase, you set the ECO flag in the design. The FSP engine with an ECO flag, running in the background in Allegro PCB Editor allows restricted pin swaps. That indicates pin swaps that require an extra connection or removal of existing connection is ignored during swapping.

In this phase, since you have not set the ECO flag in the design, both the Auto Pin Swap and the Manual Pin Swap commands allows unrestricted pin swaps.


To perform manual pin swap, perform the following steps:

1. Select a pin on the FPGA component for which you want to perform swap and zoom to the selected pin.
2. Choose *Place – FPGA System Planner – Manual Pinswap*.

Allegro PCB Editor displays the similar view of FSP canvas with all the FSP FPGA legends.

3. Right-click on the pin and choose *Show Swappable Pins* option.


Allegro PCB Editor highlights the FPGA pins on the canvas that are available to be swapped with the current selected pin.




4. Click a pin from the highlighted pins that you want to swap with the selected pin.

Note: For differential pairs, quad signal, and other pin(s) belonging to the signal group are also highlighted and all the signals are moved accordingly when you select a destination pin.

Rats before optimization



Rats after optimization



The rats are redrawn and saved in the design database. You can continue to perform the same steps for other rats.

Synchronizing Design between Allegro and FSP

After completing the optimization tasks, changes caused by the ECOs that are made in the board file such as reference designator, placement and pin swap changes have caused the FSP design and the Allegro database to go out of sync. You need to backannotate these changes from the board to the FSP design to bring them in sync.

The following two changes occur during the transfer of design from Allegro PCB Editor to FSP:


1. Reference Designator

You might make reference designator changes in Allegro PCB Editor.

2. Placement

You might make placement changes in Allegro PCB Editor to facilitate routing.

The Allegro PCB Editor detects the placement and reference designator changes between the Allegro database and the FSP design and displays the results in the *FSP Synchronize* dialog box. The pin swaps and net schedules changes are never highlighted in the *FSP Synchronize* dialog box because these changes are saved instantly in the Allegro database.



To synchronize the Allegro database with the FSP design, perform the following steps:

1. Choose *Place – FPGA System Planner – Synchronize*.

The FSP Synchronize dialog box appears.

Note: The FSP Synchronize dialog box is not displayed, if no differences are found between the Allegro database and the FSP design.

2. Click *Details* to invoke *Design Compare* dialog box to view the differences in detail.
3. Click the *Select All* option.
4. Click *OK*.

The FSP design and the Allegro database are synchronized.

Merging Changes with the FSP Design

Note: In this section, the *FSP design* term is referred to as the FSP design associated with FPGA System Planner and *FSP design copy* term is referred to as the FSP design associated with Allegro PCB Editor.

The changes you make in the FSP design copy may cause the FSP design and the FSP design copy to go out-of-sync. To merge the changes made in the FSP design copy with the FSP design, you use the Design Comparison dialog box in FSP.

The Design Comparison dialog box provides a sophisticated difference reporting and merging capabilities between FSP design and FSP design copy. You import the FSP design and the FSP design copy files in FSP's Design Comparison dialog box to compare and generate a list of differences. The Design Comparison dialog box supports various controls to view, filter, and merge the differences. For more information on the various fields and options of the Design Comparison dialog box, see the [Allegro FPGA System Planner User Guide](#).

The Design Comparison dialog box provides support for merging the following changes in FSP design:

- Pin swaps

-
- Placement changes
 - NetGroups
 - Reference designators


The Design Comparison dialog box does not provides support for merging the following changes in FSP design.

- Nets added or deleted
- Terminations
- Power regulators
- New component added or removed

To merge the changes, open the FSP design and perform the following steps:


1. Choose *File – Design Compare* or click *Design Compare* icon from toolbar.

The Design Comparison dialog box is displayed.



2. To select the first design,click the *browse (...)* next to the *Design1* text box and browse to the design file to import.
3. To select the second design, click the *browse (...)* next to the *Design2* text box and browse to the design file to import.
4. Click the *Design Compare* icon.

The differences between the two designs are displayed in the dialog box in two separate panes, one for each design. These differences can be filtered based on the category selection.



5. Select a category from drop-down list next to the *Design Compare* icon.

The differences are displayed based on the selected category. For example, select *Net Groups* to display net differences in the pane.

6. Click -> to merge the nets from the right side pane to the left side pane or click <- to merge the nets from the left side pane to the right side pane.
7. Click the *Merge All to Left* icon to merge all the changes from the right pane to the left pane and click the *Merge All to Right* icon to merge the changes from left to right.
8. Click the *Save* icon next to *Design 1* browse (...) button to save the changes in the FSP design file.
9. Click the *Save* icon next to *Design 2* browse (...) button to save the changes in the FSP design copy file.
10. Click *Close* to exit the form.

The changes made in the FSP design copy are merged with the FSP design. You can view the changes in the FSP design.

Regenerating Symbols and Schematics

Once the changes are merged in the FSP design, you can regenerate or update the schematics to bring the FSP design and the schematic in sync.

At this phase, you can continue to make ECO and non-ECO changes in the FSP design. After you have made the changes in the design, you can regenerate the symbols and the schematics. Symbols and schematics can be generated multiple times to bring the schematic and logical design in sync.

To regenerate the schematics, perform the following steps:

1. Choose *Generate – Schematics*.

The Generate OrCAD Schematics dialog box is displayed.

2. Specify the options required for generating the schematics in the Generate OrCAD Schematics dialog box.
3. Click *OK*.

The Message window displays the successful creation message and the path of the directory where the schematic files are generated.

Important

The steps explained in the sections above, can be performed multiple times till the major changes in the design are accomplished.

Setting up ECO Mode

Once the major changes are accomplished, you can now set the ECO flag in the design. The ECO flag is set in the last phase of the design cycle. During last phase of the design cycle, if you plan to take a backup of the design, then you must set the flag first before taking the backup of your design. You set the ECO flag in the Project tab of the *Settings* dialog box.

Important


The design with ECO flag, allows the Auto Pin Swap and the Manual Pin Swap commands to perform restricted pin swaps in Allegro PCB Editor.

To set the ECO flag:

1. Choose *File – Settings*.

The Settings dialog box is displayed.

2. Select *Mark for ECO Mode* to set the ECO flag.



3. Click **OK**.

Selecting a Lower Product Options

To perform ECO changes in the design, you can select a lower product options. Selecting a lower product option, enables the optimization commands to perform restricted pin swaps in Allegro PCB Editor.

To select a lower product, perform the following steps:

1. Choose *File – Close*, to close the project.
2. Choose *File – Change Product*.

The *Cadence Product Choice - <Release Name>* dialog box is displayed.

3. Select a lower product among the last three options.
4. Select the *Use As Default* option.
5. Click **OK** of the *Cadence Product Choice - <Release Name>* dialog box.
6. Choose *File – Open*, to open the project.

Before synchronizing the FSP design with the Allegro board, you can perform ECO changes in FSP or in schematic, based on your preferences.

Synchronizing Design between FSP and Allegro

To synchronize the FSP design with the Allegro board file, enter *Allegro* in the *Run* command window to launch Allegro PCB Editor.

Note: You do not need to load the design in Allegro PCB Editor at this stage, since you have already performed at the beginning phase of the design cycle.

After Allegro PCB Editor is invoked, the *FSP Synchronize* dialog box is automatically displayed, if any differences are found between the FSP design and the Allegro board file. The categories listed in the *FSP Synchronize* dialog box are highlighted by default depending on the changes made in FSP and in schematic tool.

Note: Besides the listed changes, any other changes such as adding new components, adding or deleting existing nets, terminations, reference designators made in FSP or in schematic tool, are ignored during design synchronization.

For more information about the steps to synchronize the FSP design with the Allegro board, see the [Synchronizing Design between FSP and Allegro](#) section.

Swapping FPGA Pins in PCB Editor

The steps to perform for displaying bundles, activating IFP mode, and performing different types of optimization are explained in the [Swapping FPGA Pins in PCB Editor](#) section. With only one exception, the Auto Pin Swap and the Manual Pin Swap commands perform restricted pin swaps. That indicates pin swaps that require an extra connection or removal of existing connection is ignored during swapping.

Synchronizing Design between Allegro and FSP

The steps to synchronize the Allegro board with the FSP design are explained in the [Synchronizing Design between Allegro and FSP](#) section.

Merging Changes with the FSP Design

The steps to merge the changes made in the FSP design copy with the FSP design are explained in the [Merging Changes with the FSP Design](#) section.

Regenerating Symbols and Schematics

In the last phase of the design cycle, it is not required to regenerate schematic. The existing back annotation process between FSP, OrCAD, and Allegro PCB Editor is sufficient to keep the schematic design in sync.

Index

Symbols

[] in syntax [10](#)
{ } in syntax [10](#)
| in syntax [10](#)

B

braces in syntax [10](#)
brackets in syntax [10](#)

C

cds.lib file [51](#)
Components
 adding device [28](#)
 adding real components [24](#)
 adding rules file or virtual interface [24](#)
conventions
 user-defined arguments [10](#)
 user-entered text [10](#)

E

environment variable
 FSP_CONFIG_FILE [22](#)
External ports
 for routed nets [43](#)
 for unrouted nets [40](#)

F

files
 placement.xml [50](#), [53](#)
FPGA System Planner
 overview [12](#)
FPGAs
 in FSP [13](#)
 problem scenario [11](#)
FSP
 flow [17](#)
 front and back flow [18](#)

- overview [12](#)
- tasks in the flow
 - in FSP [19](#)
 - in PCB Editor [20](#)
- FSP methodology flow
 - hierarchical method [13](#), [52](#)
 - ECOs [14](#)
 - integrating with PCB design [14](#)
 - pros and cons [15](#)
- FSP_CONFIG_FILE [22](#)

I

- integration flow
 - auto pin swap [79](#)
 - breakout order [81](#)
 - rake order [80](#)
 - reassign bundle pins [82](#)
- creating design copy [70](#)
- design comparison [88](#)
- ECO flag [91](#)
- license set up [65](#)
- loading design [72](#)
- manual pin swap [84](#)
- netgroups [66](#)
- synchronizing design
 - Allegro and FSP [87](#)
 - FSP and Allegro [73](#)
- the beginning phase [59](#)
- the last phase [61](#)
- integration flow-about [57](#)
- italics in syntax [10](#)

K

- keywords [10](#)

L

- literal characters [10](#)
- local library [51](#)

O

- or-bars in syntax [10](#)

T

- Terminations

defining 33

V

vertical bars in syntax 10

