Oscillator Macromodelling and Applications

Jaijeet Roychowdhury
University of Minnesota

Oscillators

- Oscillators are critical in communication systems:
  - LC oscillators
  - Ring oscillators
  - Used everywhere:
    - VCOs, PLLs
    - CDR ckts
    - synchronization loops
  - ***Very slow*** to simulate
  - ***Noise prediction problematic***
- Needed:
  - Accurate/fast oscillator macromodelling capability
  - Accurate oscillator jitter/phase noise prediction



-ve resistance LC oscillator



Ring oscillator

Why Oscillators are a Special Simulation Challenge

- Computation/size/accuracy: much greater than amps/mixers
- Even 1-transistor oscillators (eg, UHF oscs, >100GHz)
  - long startups, tiny timesteps needed
- On-chip RF: 100s to 1000s of transistors
  - VERY challenging to simulate
- Oscillators feature complex phenomena: injection locking
  - oscillator's frequency “locks” to frequency of external input
  - if frequencies close enough, even if input is very small
  - can take extremely long to simulate
  - universal phenomenon: grandfather clocks, fireflies flashing, etc
- Macromodelling (esp phase) offers dramatic speedup
  - Even for 1-transistor oscillator

Limitations of Linear Macromodels

- Input to output relationship: **linear**



- **Does not capture important phase phenomena correctly**
  – Eg, injection locking, noise spectrum
  – Manually generated (tedious, error-prone, ...)

[Stensby] [Kundert 02]

Automated Nonlinear Oscillator Macromodelling

- Nonlinear: **<u>accurate</u>** I/O capture
  - Injection locking, phase noise spectrum, ...
- Automated generation
  - **SPICE in, macromodel out (Verilog-A, MATLAB, SPICE, etc)**
- Small size
  - **Very fast to simulate compared to full SPICE oscillator circuit**

"Ideal" vs Orbitally Stable Oscillators



Nonlinearity cannot be ignored – fundamental to oscillator operation

Quantifying Oscillator Response

How does the oscillator (VCO) respond to "inputs"?

$$\dot{x}(t) = f(x) + \underbrace{b(t)}_{\text{input perturbation}}$$

- No perturbation $\Rightarrow$ perfect periodic solution $x_s(t)$
- Small $b(t)$ perturbation:

$$x(t) = x_s(t + \underbrace{\alpha(t)}_{\text{growing phase error}}) + \underbrace{y(t)}_{\text{small}}$$

Oscillator: Response to "Inputs"



- Phase error $\alpha(t)$ *shifts track increasingly along limit cycle*
- $y(t)$ creates deviations from limit cycle that *remain small*

Nonlinear Differential Equation for Phase

$$\boxed{\dot{\alpha}(t) = v_1(t + \alpha(t)) \cdot b(t)}$$

- *Scalar, nonlinear ODE* governs $\alpha(t)$
- $v_1(\cdot)$ is the *Perturbation Projection Vector (PPV)*
- *Projection* of noise perturbation onto PPV determines phase error growth
- PPV is *not obviously related* to anything!
  - periodic Floquet eigenvector of time-varying (linearized) adjoint system
  - PPV can be found from *purely LPTV analysis*
- But: periodicity of PPV makes α equation nonlinear

[Demir Mehrotra Roychowdhury 97, 01]

The Perturbation Projection Vector

- $v_1(t)$: "transfer function" relating "input" to oscillator phase response
  - termed the PPV: Perturbation Projection Vector
  - procedure for calculating the PPV is not obvious
    - but computationally efficient
  - In general, PPV does NOT equal the tangent vector of the phase plane plot
    - ie, not equal to the "ISF" [Hajimiri 98]

Computing the PPV

- PPV can be computed efficiently from oscillator steady-state quantities
  - first: find the periodic steady-state of oscillator
    - using, eg, HB, shooting, etc.
  - then obtain the same G(t) and C(t) used in LTV reduction
  - form a large block matrix A from "samples" of G(t) and C(t)
  - perform one single linear matrix solution with A
    - can be performed efficiently for large oscillators

[Demir Roychowdhury TCAD 03]

Oscillator Macromodelling Steps



Example: Ring-Oscillator based VCO



Ring Oscillator VCO: Steady State Oscillation



VCO Perturbation Projection Vectors: Control Node and Power Supply Components



Ring Oscillator VCO: Shifts due to Supply Noise



Capturing Injection Locking in a Colpitts (LC) Oscillator







Colpitts oscillator

Full simulation vs macromodel

- ***89x speedup over original***

Capturing Amplitude Changes

- ***nonlinear phase + amplitude components (via LTV reduction)***



PPV useful for Phase Noise/Jitter MMing



- Timing jitter variance (per cycle) = cT



- *Lorenzian spectrum:* $\mathcal{L}(f_m) = 10\log_{10}\left(\dfrac{f_0^2 c}{\pi^2 f_0^4 c^2 + f_m^2}\right)$

Oscillator Phase Noise Spectrum



Tow-Thomas oscillator

[Toth TCAS-1 1992]



Phase noise spectrum

PLLs: Commodity, High-Margin

Rick Walker, HP/Agilent



Rick Walker, HP/Agilent

1.25Gbps Ethernet xcvr
<< $10

2.44Gbps SONET CDR
$500

PLL Applications

- Clock and data recovery (CDR)
  - synchronization: Costas Loop
  - applications: communication systems, disk-drive read-channels
- Frequency synthesizers
  - integer-N, fractional-N synthesizers
  - direct digital to GPSK modulation

Clock and Data Recovery (CDR) ckt



Mixed-signal PLL: very hard to simulate at ckt level

TI TRF-2050 Fractional-N PLL



Texas Instruments

Large; complex; many interconnected functional blocks

PLL Simulation: Difficulties

- SPICE: Inaccurate + extremely time-consuming
  - biggest single culprit: VCO
    - 100K cycles of VCO typical for PLL simulation
  - combination of digital (PFD, dividers) and complicated analog (charge pump, VCO)
  - noise characterization (jitter) critical and difficult
  - capture/lock-in/freq-hopping dynamic phenomena
  - Injection-locking: 1st order PLL
- Full system with PLLs: very difficult today
  - Current macromodel-based approaches ad-hoc, manual, cannot capture dynamics, nonlinearity well

Linear Macromodelling of VCOs/PLLs



Ken Kundert, Cadence

[Kundert 02]

- Manually generated VCO macromodel
- Output VCO phase = integral of input control
- Linear => cannot capture nonlinear phenomena (injection locking, jumps, cycle slipping, etc)
- Good for intuition, hand calculations, noise trends
- Can be grossly wrong for jitter caused by power grid/substrate

System Simulation with VCO Macromodels: PLLs

- Use nonlinear phase macromodel of VCO in phase macromodel for PLL [Lai/Roychowdhury 04]
  - PPV "extracted" by algorithm
  - amplitude components could also be used
- Replace other components (PFD, LPF, divider) also with macromodels if necessay
  - often, PFD and LPF small: keep full SPICE ckt
  - divider macromodel => simple scaling of phase
- Single VCO macromodel to capture desired and undesired influences

Simple Ring-Oscillator-based Phase-Locked Loop



Expected Impact of 1st harmonic Supply Noise



PLL Phase Reponse to Periodic Supply Noise



Expected Impact of 3rd Harmonic Supply Noise



3rd Harmonic Supply Noise: Phase Macromodel vs Full PLL simulation



Power Supply Spike due to Single Switching



Phase Response of PLL to Supply Noise Spike



Sinusoidal Supply Noise: Effect on PLL Phase



Conclusion

- Phase (and amplitude) macromodels of oscillators
  - any kind: LC/ring/relaxation/etc (and “multi-physics”: lasers, etc)
  - Fast: orders of magnitude speedup over original
  - Capable: captures injection locking, unlocked sidebands, phase jumps, cycle slipping, phase noise, jitter, etc..
- Multitude of analog/RF/digital/multi-domain applications:
  - VCOs of all types
  - PLLs/Sigma-Deltas (incl jitter and noise)
  - Clock and Data Recovery (CDR) circuits
  - Frequency synthesizers, DDM modulators, ...
- Purely analytical uses
  - ✴ Design insight directly from PPV
  - ✴ Analytical formulae for locking, noise, ...

References

- J. Roychowdhury, “Reduced-order modeling of time-varying systems,” IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 10, pp. 1273-1288, October 1999.
- J Roychowdhury, "Reduced-order modeling of linear time-varying systems," in Proc. ICCAD, 1998, pp. 53-61.
- J. Phillips, "Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors," in Proc. ICCAD, Nov. 1998.
- A. Dharchowdhury, R. Panda, D. Blaauw, R. Vaidyanathan, B. Tutuianu, and D. Bearden, “Design and analysis of power distribution networks in PowerPCTM microprocessors,” in Proc. of IEEE DAC, Anaheim, CA, June 15-19, 1998, pp. 738-743.
- Zhe Wang, R. Murgai, R., and J. Roychowdhury, "Automated, accurate macromodelling of digital aggressors for power/ground/substrate noise prediction", Proc DATE 2004, pp 824--829.
- M. v. Heijningen, M. Badaroglu, S. Donnay, M. Engels, and I. Bolsens, “High-level simulation of substrate noise generation including power supply noise coupling,” in Proc. of IEEE DAC, Los Angeles, CA, June 5-9, 2000, pp. 738-743.
- H. H. Chen and D. D. Ling, “Power supply noise analysis methodology for deep-submicron VLSI design,” in Proc. of IEEE DAC, Anaheim, CA, June, 1997, pp. 638-643.
- K. L. Shepard and D. J. Kim, “Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology,” in Proc. of IEEE DAC, Los Angeles, CA, June 5-9, 2000, pp. 239-242.

References

- B. R. Stanisic, N. K. Verghese, and R. A. Rutenbar, “Addressing substrate coupling in mixed-mode ic's: Simulation and power distribution systhesis,” IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 226-238, March 1994.
- R. Gharpurey and R. G. Meyer, “Analysis and simulation of substrate coupling in integrated circuits,” Int. J. Circuit Theory and Applications, vol. 23, pp. 281-394, August 1995.
- R. Gharpurey and R. G. Meyer, “Modeling and analysis of substrate coupling in integrated circuits,” IEEE Journal of Solid-State Circuits, vol. 31, no. 3, pp. 344-353, March 1996.
- N. K. Verghese, D. J. Allstot, and M. A. Wolfe, “Verification techniques for substrate coupling and their application to mixed-signal ic design,” IEEE Journal of Solid-State Circuits, vol. 31, no. 3, pp. 354-365, March 1996.
- D. K. S. et al, “Experimental results and modeling techniques for substrate noise in mixed-signalintegrated circuits,” IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 420-430, April 1993.
- Y. Chen and J. White, “A Quadratic Method for Nonlinear Model Reduction”, Proc. ICMSM 2000, pp 477-40.
- J. Phillips, “Projection Frameworks for Model Reduction of Weakly Nonlinear Systems”, Proc. DAC 2000.
- M. Rewienski and J. White, “A Trajectory Piecewise Linear Approach to Model Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices”, Proc ICCAD 2001.

References

- P. Li, L. Pilleggi, “NORM: Compact model order reduction of weakly nonlinear systems”, Proc DAC 2003.
- N. Dong, J. Roychowdhury, "Piecewise polynomial nonlinear model reduction" Proc. Design Automation Conference, 2003, pp 484—489.
- K. Kundert, “Predicting the Phase Noise and Jitter of PLL-based frequency synthesizers”, in the Designer's Guide (www.designersguide.com), Nov 2002.
- J.L. Stensby, “Phase-locked Loops: Theory and Applications”, CRC Press, New York, 1997.
- R. Adler, “A Study of Locking Phenomena in Oscillators”, Proc. IRE, Vol 34, pp 351-357, June 1946.
- A. Demir, A. Mehrotra and J. Roychowdhury, “Phase noise in oscillators: a unifying theory and numerical methods for characterization”, IEEE Trans. Ckts Syst I – Fundamental Theory and Applications, vol 47, no 5, pp 655-674, May 2000.
- P. Vanassche, G. Gielen, W. Sansen, “Behavioural modelling of coupled harmonic oscillators”, IEEE Trans. Computer-aided Design, vol 22, pp 1017-1026, Aug 2003.
- M. Gardner, “Phase-Lock Techniques”, Wiley, New York, 1966, 1979.
- A. Hajimiri and T. Lee, “A general theory of phase noise in electrical oscillators”, IEEE J. Solid State Ckts, vol 33, no 2, Feb 1998.
- A. Demir, A. Mehrotra, and J. Roychowdhury, “Phase noise and timing jitter in oscillators”, Proc CICC, May 1998.

References

- J. Roychowdhury, "Automated Macromodel Generation for Electronic Systems", IEEE Behavioral Modeling and Simulation Workshop, Oct 2003.
- A. Demir and J. Roychowdhury, "A Reliable and Efficient Procedure for Oscillator PPV Computation, with Phase Noise Macromodelling Applications", IEEE Transactions on Computer-Aided Design, Feb 2003.
- Z. Wang and J. Roychowdhury, "Macromodelling of Digital Libraries for Substrate Noise Analysis", IEEE International Symposium on Circuits and Systems, May 2004.