

External PHY Failover

Proposal

|  |  |
| --- | --- |
| **Title** | **External PHY Abstraction Interface** |
| **Authors** | **Broadcom** |
| **Status** | **Draft** |
| **Type** |  |
| **Created** | **8/31/2020** |
| **SAI-Version** | **0.1** |

**Contents**

[List of Changes i](#_Toc49498388)

[1 Overview 1](#_Toc49498389)

[2 Proposal 1](#_Toc49498390)

[2.1 Failover Configuration on PHY 2](#_Toc49498391)

[2.2 New attributes 2](#_Toc49498392)

[2.3 Changes to saiport.h 2](#_Toc49498393)

[2.4 Changes to saiswitch.h 3](#_Toc49498394)

[3 Configuration Example 4](#_Toc49498395)

# List of Changes

|  |  |  |  |
| --- | --- | --- | --- |
| Version | Changes | Name | Date |
| 0.1 | Proposal for PAI Failover |  | 8/31/2020 |

License

© 2014 Microsoft Corporation, Dell Inc., Facebook, Inc, Broadcom Corporation, Intel Corporation, Mellanox Technologies Ltd.

As of September 9, 2014, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at <http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0>

Microsoft Corporation, Dell Inc., Facebook, Inc, Intel Corporation, Mellanox Technologies Ltd.


You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at <http://opencompute.org/licensing/>, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, noninfringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

THE FOLLOWING IS A LIST OF MERELY REFERENCED TECHNOLOGY: Microprocessor technology, semiconductor manufacturing technology, operating system technology (including without limitation networking operating system technology), emulation technology, graphics technology, video technology, integrated circuit packaging technology and the like, compiler technologies, object oriented technology, optical/RF communications technology including chip I/O and driver technology, bus technology, memory chip technology (including, without limitation, NAND memory, NOR memory, resistive RAM (RRAM), seek scan probe (SSP) memory, nonvolatile memory (including without limitation, memory based on chalcogenide materials, phase change memory (PCM), one or more stacked layers of memory cells, embedded PCM memories, non-volatile cache memory, solid state drives, SRAM, embedded DRAM, ferro-electric memory, and polymer memory)) and/or health-related and medical technology. IMPLEMENTATION OF THESE TECHNOLOGIES MAY BE SUBJECT TO THEIR OWN LEGAL TERMS.

# Overview

The purpose of this document is to describe PHY failover (FO) functionality and interface to manage failover functionality of the PHY. PHY is the connector between MAC (SerDes) and physical medium such as optical fiber or copper transceivers. PHY failover feature uses two physical port configurations: primary and secondary. This can be enabled on system/host or line/client side of a port. It provides the ability to switch from primary port to secondary port or vice versa without losing data/link.



In the above multi-port configuration, failover mode is configured on the system side of external PHY. Primary and secondary ports are physical connections between MAC and PHY. The FO configuration uses primary and secondary port connections on selected side (system side or line side).

The PHY failover mode enables a port to broadcast data on both primary and secondary ports. The MAC would be configured to receive the data on either primary or secondary ports. PHY failover active ingress port can be configured as either primary or secondary port. When the link between MAC and PHY goes down on primary port, user can switch to secondary port.

## Failover Configuration on PHY

Failover configuration can be configured on all ports of the PHY. Failover ports can operate in either hitless (the ability to switch over port without losing link) or non-hitless mode. Failover feature supports global, per port or pin-based configurations.

## Additions to saiport.h

/\*\*

\* @brief Attribute data for #SAI\_PORT\_CONNECTOR\_ATTR\_FAILOVER\_MODE

\* Used for Failover mode configuration on port

\*/

typedef enum \_sai\_port\_connector\_failover\_mode\_e

{

/\*\* Failover mode disable \*/

SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_DISABLE,

/\*\* Configure Failover mode on primary port \*/

SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_PRIMARY,

/\*\* Configure Failover mode on secondary port \*/

SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_SECONDARY

} sai\_port\_connector\_failover\_mode\_t;

/\*\*

\* @brief Configure the failover mode on port

\*

\* @type sai\_port\_connector\_failover\_mode\_t

\* @flags CREATE\_AND\_SET

\* @default SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_DISABLE

\*/

SAI\_PORT\_CONNECTOR\_ATTR\_FAILOVER\_MODE,

/\*\*

\* @brief System Side Port ID

\*

\* @type sai\_object\_id\_t

\* @flags CREATE\_ONLY

\* @objects SAI\_OBJECT\_TYPE\_PORT

\*/

SAI\_PORT\_CONNECTOR\_ATTR\_SYSTEM\_SIDE\_FAILOVER\_PORT\_ID,

/\*\*

\* @brief Line Side Port ID

\*

\* @type sai\_object\_id\_t

\* @flags CREATE\_ONLY

\* @objects SAI\_OBJECT\_TYPE\_PORT

\*/

SAI\_PORT\_CONNECTOR\_ATTR\_LINE\_SIDE\_FAILOVER\_PORT\_ID,

## Additions to saiswitch.h

/\*\*

\* @brief Attribute data for #SAI\_SWITCH\_ATTR\_FAILOVER\_CONFIG\_MODE

\* Used for Failover configuration mode

\* In case of primary port failure, hitless enables the switch over to secondary

\* port without losing link. It allows uninterrupted data transmission

\*/

typedef enum \_sai\_switch\_failover\_config\_mode\_t

{

/\*\* Ports are configured but do not operate in hitless mode with global switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_NO\_HITLESS\_GLOBAL,

/\*\* Ports are configured but do not operate in hitless mode with per port switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_NO\_HITLESS\_PER\_PORT,

/\*\* Ports are configured but do not operate in hitless mode with pin based switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_NO\_HITLESS\_PIN\_BASED,

/\*\* Ports are configured and operate in hitless mode with global switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_HITLESS\_GLOBAL,

/\*\* Ports are configured and operate in hitless mode with per port switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_HITLESS\_PER\_PORT,

/\*\* Ports are configured and operate in hitless mode with pin based switching context \*/

SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_HITLESS\_PIN\_BASED

} sai\_switch\_failover\_config\_mode\_t;

/\*\*

\* @brief Failover configuration mode

\*

\* @type sai\_switch\_failover\_config\_mode\_t

\* @flags CREATE\_AND\_SET

\* @default SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_NO\_HITLESS\_GLOBAL

\*/

SAI\_SWITCH\_ATTR\_FAILOVER\_CONFIG\_MODE,

/\*\*

\* @brief Query for Failover mode support

\*

\* @type bool

\* @flags READ\_ONLY

\*/

SAI\_SWITCH\_ATTR\_SUPPORTED\_FAILOVER\_MODE,

# Configuration Example

Following example shows how to setup failover configuration on a system side port. In this example a 16 lane PHY is used.

/\* Create System side, Line side, and System Side Failover ports \*/

sys\_attr[0].value.u32list.list = sys\_lane\_list;

line\_attr[0].value.u32list.list = line\_lane\_list;

failover\_attr[0].value.u32list.list = failover\_lane\_list;

line\_attr[1].id = sys\_attr[1].id = SAI\_PORT\_ATTR\_SPEED;

line\_attr[1].value.u32= sys\_attr[1].value.u32 = 100000;

line\_attr[2].id = sys\_attr[2].id = SAI\_PORT\_ATTR\_INTERFACE\_TYPE;

line\_attr[2].value.u32 = sys\_attr[2].value.u32 = SAI\_PORT\_INTERFACE\_TYPE\_KR;

line\_attr[3].id = sys\_attr[3].id = SAI\_PORT\_ATTR\_FEC\_MODE;

line\_attr[3].value.u32 = sys\_attr[3].value.u32 = SAI\_PORT\_FEC\_MODE\_RS;

line\_attr[4].id = sys\_attr[4].id = SAI\_PORT\_ATTR\_LINK\_TRAINING\_ENABLE;

line\_attr[4].value.booldata = sys\_attr[4].value.booldata = 1;

line\_attr[5].id = sys\_attr[5].id = SAI\_PORT\_ATTR\_ADMIN\_STATE;

line\_attr[5].value.booldata = sys\_attr[5].value.booldata = 1;

for (phy\_index = 0; phy\_index < PAI\_MAX\_PHY; phy\_index ++) {

for (index = 0; index < 2; index ++) {

line\_lane\_list[index] = (phy\_index\*16)+ port\_index + index;

sys\_lane\_list[index] = (phy\_index\*16)+16 + port\_index + index;

failover\_lane\_list[index] = (phy\_index\*16)+20 + port\_index + index;

}

rv = pai\_port\_apis\_ptr->create\_port(&sys\_port\_id[phy\_index][port\_index],

switch\_id[phy\_index], COUNTOF(sys\_attr), sys\_attr);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("System side port creation failed with error:%d\n", rv);

return rv;

}

rv = pai\_port\_apis\_ptr->create\_port(&fail\_over\_port\_id[phy\_index][port\_index],

switch\_id[phy\_index], COUNTOF(fail\_over\_attr), fail\_over\_attr);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("System side failover port creation failed with error:%d\n", rv);

return rv;

}

rv = pai\_port\_apis\_ptr->create\_port(&line\_port\_id[phy\_index][port\_index],

switch\_id[phy\_index], COUNTOF(line\_attr), line\_attr);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Line side port creation failed with error:%d\n", rv);

return rv;

}

/\* Populate failover port IDs \*/

port\_conn[0].id = SAI\_PORT\_CONNECTOR\_ATTR\_SYSTEM\_SIDE\_PORT\_ID;

port\_conn[0].value.oid = sys\_port\_id[phy\_index][port\_index];

port\_conn[1].id = SAI\_PORT\_CONNECTOR\_ATTR\_LINE\_SIDE\_PORT\_ID;

port\_conn[1].value.oid = line\_port\_id[phy\_index][port\_index];

port\_conn[2].id = SAI\_PORT\_CONNECTOR\_ATTR\_SYSTEM\_SIDE\_FAILOVER\_PORT\_ID;

port\_conn[2].value.oid = fail\_over\_port\_id[phy\_index][port\_index];

port\_conn[3].id = SAI\_PORT\_CONNECTOR\_ATTR\_FAILOVER\_MODE;

port\_conn[3].value.u32 = SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_PRIMARY;

rv = pai\_port\_apis\_ptr->create\_port\_connector(&port\_conn\_id[phy\_index][port\_index],

switch\_id[phy\_index], COUNTOF(port\_conn), port\_conn);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Port connector creation failed with error: %d\n", rv);

return rv;

}

printf("Port connector: 0x%lx.\n", port\_conn\_id[phy\_index][port\_index]);

}

/\* Get current state of failover mode \*/

for (port\_index = 0; port\_index < 1; port\_index ++) {

for (phy\_index = 0; phy\_index < PAI\_MAX\_PHY; phy\_index ++) {

attr\_count = 1;

memset(&port\_conn\_attr\_get, 0, sizeof(port\_conn\_attr\_get));

port\_conn\_attr\_get[0].id = SAI\_PORT\_CONNECTOR\_ATTR\_FAILOVER\_MODE;

rv = pai\_port\_apis\_ptr->get\_port\_connector\_attribute(

sys\_port\_id[phy\_index][port\_index], attr\_count, port\_conn\_attr\_get);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Get port connector attribute failed with error: %d\n", rv);

return rv;

}

printf("PAI Port Connector failover mode get attribute values :%d\n",

port\_conn\_attr\_get[0].value.u32);

}

}

/\* Configure primary failover port \*/

for (port\_index = 0; port\_index < 1; port\_index ++) {

for (phy\_index = 0; phy\_index < PAI\_MAX\_PHY; phy\_index ++) {

port\_conn\_attr\_set.id = SAI\_PORT\_CONNECTOR\_ATTR\_FAILOVER\_MODE;

port\_conn\_attr\_set.value.u32 = SAI\_PORT\_CONNECTOR\_FAILOVER\_MODE\_PRIMARY;

rv = pai\_port\_apis\_ptr->set\_port\_connector\_attribute(

sys\_port\_id[phy\_index][port\_index], &port\_conn\_attr\_set);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Set Port Connector Attribute failed with error: %d\n", rv);

return rv;

}

}

}

/\* Failover switch attribute configuration applicable for all ports on PHY (Global and no hitless) \*/

if (pai\_switch\_apis\_ptr->set\_switch\_attribute) {

sai\_attribute\_t sai\_set\_attr;

sai\_set\_attr.id = SAI\_SWITCH\_ATTR\_FAILOVER\_CONFIG\_MODE;

sai\_set\_attr.value.u32 = SAI\_SWITCH\_FAILOVER\_CONFIG\_MODE\_NO\_HITLESS\_GLOBAL;

rv = pai\_switch\_apis\_ptr->set\_switch\_attribute(switch\_id[0], &sai\_set\_attr);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Set switch attribute failed: Error: %d\n", rv);

return rv;

}

}

if (pai\_switch\_apis\_ptr->get\_switch\_attribute) {

for (switch\_index = 0;switch\_index < PAI\_MAX\_PHY; switch\_index ++) {

sai\_get\_attr.id = SAI\_SWITCH\_ATTR\_FAILOVER\_CONFIG\_MODE;

rv = pai\_switch\_apis\_ptr->get\_switch\_attribute(switch\_id[switch\_index],

attr\_count, &sai\_get\_attr);

if (SAI\_STATUS\_SUCCESS != rv) {

printf("Get switch attribute failed: Error: %d\n", rv);

return rv;

}

printf("failover config mode: %d\n", sai\_get\_attr.value.u32);

}

}