A Data-aware Prefetcher for Accelerating Graph Analytics

M.Tech Project Stage 1 Report

Submitted in partial fulfillment of the requirements for the degree of

Master of Technology

by
Anubhav Jais
(Roll No. 203079012)

Under the guidance of **Prof. Virendra Singh**



Department of Electrical Engineering Indian Institute of Technology Bombay October 3

Acknowledgement

I express my gratitude to my guide Prof. Virendra Singh for providing me the opportunity to work on this topic.

Anubhav Jais Electrical Engineering IIT Bombay

Abstract

Graph analytics is the field of processing, storing, and analyzing graphs. Graph processing is used in numerous applications which operate on large data sets. Its application includes social media, web searches, and VLSI design optimization. Graphs can better express the relationship among entities as compared to other data-structure. Due to the randomness in the connectivity of entities, it becomes difficult to capture the locality of reference even by the cache hierarchy in the modern computing systems. CPU-based graph processing is inefficient because graph workloads have very irregular memory access patterns, which causes the cache hierarchy to perform poorly.

Large graphs are compressed for reducing storage overhead and follow irregular memory access patterns because data is retrieved through multiple indirections. Cache Prefetching is a main memory latency hiding technique implemented to boost the performance of the processor. Prefetchers implement Cache Prefetching to tackle the famous "memory wall" problem, where the memory access from slow memories like RAM, hinders the performance of the system.

This work proposes a new technique for graph prefetchers that can give a better performance than the existing state-of-the-art prefetchers developed so far. Some of the prefetchers studied are 'Prodigy', 'Droplet', and others. Studying all the prefetcher designs, this work proposes a Data-aware prefetcher that can prefetch neighbourhood data into the L2 cache. The idea proposes to find the degree of the vertices and select the vertices with a degree greater than a pre-defined threshold, and make prefetching decisions accordingly to boost performance.

Contents

Li	t of Figures	2
1	Introduction	4
	1.1 Background	. 6
	1.1.1 Cache Prefetching	. 6
	1.1.2 Graph data-set representation	. 6
	1.1.3 Adjacency Matrix	
	1.1.4 Adjacency Lists	
	1.1.5 Graph Algorithms	
2	Literature Review	11
	2.1 Graph Prefetcher	. 11
3	Scope of Improvement and Proposed Idea	14
	3.1 Issues with Prodigy	. 14
	3.2 Hypothesis	. 15
4	Future work	16
5	References	17

List of Figures

1.1	Using a graph's transpose to emulate OPT	5
1.2	Compressed Sparse Row (CSR) graph using in-edges to a	
	vertex	7
1.3	Adjacency Matrix of a sparse graph	8
1.4	Adjacency List	9
3.1	Location of hit on Prefetched data for Prodigy	14

Introduction

Graph processing is used in multiple domains like a social network, e-commerce recommendation, and bio-informatic, network analysis, path-planning, machine learning and others. It has lots of potential since many real-world problems can be mapped to a graph. Due to large data size and arbitrary connectivity, graph processing faces multiple issues like random memory accesses resulting in long-latency main-memory access. Graph processing still performs poorly in the current computing system, despite many attempts to improve its efficiency.

Graph-based algorithms like breadth first search and page rank are widely used on various platforms like social media and machine learning which generates big data in the form of graphs. These applications are essential tools of graph analytics to process large graphs. The performance offered by these applications is hindered due to irregular memory access patterns placed in by representations used to store graphs. Compressed sparse row(CSR) format is one such way to store graphs which requires multiple in-directions to get to required data, for ex. A[B[i]] is an indirection where to get the value from array A, B[i] must be first accessed. Such data dependency leads to poor system performance due to excessive DRAM stalls caused due to continuous memory access. To overcome such stalls, data and instruction caching are used to store data for faster access. Techniques like cache replacement and cache prefetching are employed in the caches to improve the effectiveness of the caches.

Simple cache prefetching solutions try to remember the access pattern by calculating the change in address often called stride [8], [9], [10], [11] they perform poorly for irregular memory patterns. Some hardware and software prefetchers use machine learn- ing to predict the upcoming address requirements [6], [7]. These prefetchers rely on complex machine learning algorithms and are currently not practical.

To increase the performance of any computer architecture, one of the main objectives is to have a apt cache replacement policy. However due to the irregular workloads of the graph, even the best replacement policies fail to give a desired outcome. The traditional policies all are good for streaming applications, but for graph they result in a lot of memory traffic leading to stalls. Belady's MIN replacement policy is the ideal case for how the cache should work, but the problem with this policy is, it requires oracular knowledge of the replacement decisions which is not possible in the real world.

In recent times cache prefetching solutions for graph processing have been designed[1], [2], [3], [4], [5]. They rely on the address information of various lists present in formats like CSR. Prefetchers for graphs are often hybrid which uses software for finding out the address bounds of lists of the graph and hardware support to make prefetching decisions. Droplet, Prodigy are some of the prefetcher techniques in recent times. Works like Prodigy[1], a state-of-the-art L1-D prefetcher that uses software support to form a Data Indirection graph(DIG). DIG is used to store the address bounds and capacity of all CSR lists. Once the DIG is formed, the prefetcher can easily index into the lists like vertex list to prefetch.

Hence it is clear that to improve the performance of the graph workloads either design a better replacement policy that can take care of graph's irregular workload or use a graph prefetcher to remove the memory latency that originates because of graph workloads. T-OPT (Transpose based cache replacement policy) is a cache replacement policy that comes close to the Belady's MIN algorithm. It uses Adjacency matrix (and it's transpose) to make replacement decisions. However it had huge overheads due to repeated dram access. Hence to solve that issue we had POPT(Pracitcal optimal cache replacement policy) which uses quantisation and modified techniques to model TOPT.




Figure 1.1: Using a graph's transpose to emulate OPT

Fig 1.1 shows how replacement decisions are made using a graph's transpose. However this work had some issues with graph applications which fall into partial and jumbled frontiers.

The main focus of this work is centered around the graph prefetchers.

1.1 Background

1.1.1 Cache Prefetching

Cache prefetching is a technique to improve the performance of the system by hiding the latency of main memory access. Prefetchers try to bring the data and instructions to the cache for faster memory access than the memory access to the DRAM. Prefetching involves various ways to predict the addresses to be accessed by the core in the future. The prefetcher stores those predicted data into the cache, therefore, making the cache prone to pollution in case of incorrect predictions. The overall aim of a good prefetcher should be to learn the memory access patterns, through which it can predict the behaviour of applications that usually are highly dynamic.

The performance of a prefetcher is analyzed by calculating these metrics:

• Coverage: Coverage tells the effectiveness of the prefetcher for given system.

$$\frac{Cache\ misses\ Eliminated\ by\ Prefetching}{Total\ Cache\ Misses} \tag{1.1}$$

• Accuracy: Accuracy is the measure of the correctness of the prefetching algorithm.

$$\frac{Cache\ misses\ Eliminated\ by\ Prefetching}{Total\ Prefetched\ Addresses} \tag{1.2}$$

• **Timeliness:** Timeliness is measure of how early required block is prefetched into the cache before it is referenced by processor.

1.1.2 Graph data-set representation

A graph G(V, E) has a set of vertices represented by V and a set of its edges represented by E. In a directed graph an edge e = (u, v), indicates an edge from source vertex u to destination vertex v whereas in undirected graph it denotes an edge between vertices u and v. Adjacency matrices and adjacency lists are two common methods for representing graphs in memory. Finding a relationship between vertices, u and v, is easy with an adjacency matrix. The most significant disadvantage of using an adjacency matrix being that it requires $O(V^2)$ bits of storage space. The storage problem is magnified in the case of sparse data, which has few links between any two vertices. An adjacency list is a more compact version of the adjacency matrix. However, because graph traversal causes irregular memory access patterns, it incurs pointer chasing overheads when traversing the list over address space.

Real world graphs which are sparse are stored in storage efficient manner using the Compresed Sparse Row (CSR) format. Figure 1.1 shows the CSR representation of a simple graph with out-edges to a vertex. CSR uses couple of arrays:

• Offset array: offset[i] stores the neighbour array offset and links to the relevant property array index for a vertex id i.




Figure 1.2: Compressed Sparse Row (CSR) graph using in-edges to a vertex

- Structure/Edge/Neighbour array: The edge array keeps the neighbours of each vertex in a contiguous manner. neighbour[j] (where $j \in [offset[i], offset[i+1])$) stores the out (in) neighbour vertex ids of vertex i.
- **Property array:** Property[i] stores computed or partial results pertaining to a vertex id i e.g., The page rank application uses two property arrays, one of which maintains the rank of all vertices for the current iteration and the other of which stores the rank of all vertices for the previous iteration.

Graph data is categorize in three types: Intermediate data, edge data, and property data.

- 1. **Edge data:** The edge data is accessed to obtain the neighbour vertices. These data are present inside the edge array.
- 2. **Property data:** This stores the data of a particular vertex. These data are present inside the property array.
- 3. **Intermediate data:** Any data other than that of edge or property data like local variable and queue.

1.1.3 Adjacency Matrix

Both of these representations are common in storing graphs. Fig.1.2 shows a graph with 8 nodes and 10 edges. Adjacency matrix for such will be a matrix of size NxN where the number of vertices in the graph are N. The element at row x and column y represents the weight of an edge between the nodes x and y. For a unweighted graph $w_{xy} = 0$ if edge is absent between two nodes and $w_{xy} = 1$ if an edge exists. Also $w_{xy} = w_{yx}$ for an undirected graph. Indexing into the matrix provides O(1) search time for accessing the edge and node information. The storage requirements of the adjacency matrix are very high with respect to other graph representations which $O(N)^2$.




Figure 1.3: Adjacency Matrix of a sparse graph

1.1.4 Adjacency Lists

Adjacency Lists are listed representations of a graph. For each vertex list of only its neighbours are stored in a list. So, an adjacency list is a collection of lists of neighbours of all the vertices. The searching time in adjacency lists is O(V) and space complexity is O(E), where E is the number of edges and V is the number of vertices in the graph. Fig 1.3 shows an adjacency list, here indexing into node 3 provides the list of its neighbours which are 0&1. It can be seen that the redundant zeroes representing the absence of an edge in the adjacency matrix are removed and the representation has become more compact.




Figure 1.4: Adjacency List

Graph processing characteristics and bottleneck

- Irregular memory access: Due to the dispersed nature of graph connection, graph computing often requires a huge count of irregular memory accesses. As a result of such access to the main memory having high-latency, on-chip caches are mostly ineffective, resulting in poor usage of computing resources.
- Atomic overhead: Large-scale graph data is often analysed in parallel. To reduce data contention, such concurrent graph data processing uses atomic operations. In general atomic execution requires multiple operations and results in a significant increase in performance overhead
- Irregular computation: The computing workloads for various vertices can vary significantly because of the power-law distribution. This will result in a significant workload imbalance as well as increased communication overhead.

1.1.5 Graph Algorithms

Graphs in the industry are of huge sizes and various applications or algorithms are run on them to process and analyse the data. Some of those

applications are:

- Breadth first search(BFS): It is a graph traversal algorithm. It traverses the graph's breadth or nodes of the same level in one iteration thus being called breadth first search. The source node is pushed to a queue and then popped for processing. All its neighbors are pushed inside the queue, one by one a node is popped and its neighbours are again pushed inside. This process continues until all nodes are covered. bfs keeps track of accessed nodes by maintaining a visited list.
- Page Rank(PR): Page rank is a web page ordering and recommendation algorithm named after Google's co-founder Larry Page. PR assigns page rank scores to all the vertices.
- Connected components(CC): Connected component algorithm is used to find out the weakly or strongly connected components in the graph. Each connected sub graph and its nodes are given a label and disconnected nodes are also provided with a unique label.
- Betweenness Centrality(BC): BC algorithm is applied on a graph to find out how central or connected a vertex is with respect to other vertices.

Graph applications have been classified into three categories here:

- Complete Frontiers: Applications which process all the nodes in all the iterations, like PageRank.
- Partial Frontiers: Applications which process a subset of nodes in an iteration and the size of subset keeps going down with iteration. Like PageRank-Delta.
- Jumbled Frontiers: Applications which process all the nodes but in a jumbled manner and frontier size can vary. Like BFS.

Literature Review

2.1 Graph Prefetcher

Cache Prefetching is a technique to improve performance of the computing systems. But prefetching must be used wisely as it can bring pollution to the cache defeating the purpose of its use. To learn different mechanisms of prefetching for graph analytics a literature survey was carried out. Most of the prefetchers use the Compressed sparse row(CSR) format to represent the graphs. The CSR format allows linear storage of all the data which gets divided into lists or arrays of constant size for the static graphs. Prefetchers can be software, hardware or hybrid.

Most of the recent works incorporate a hybrid approach like Prodigy[1], Graph Prefetching using data structure knowledge[2], Droplet[3] and IMP: Indirect Memory Prefetcher [4].

Prodigy, a low-cost hardware-software co-design solution for intelligent prefetching to improve the memory latency of several important irregular workloads. Prodigy targets irregular workloads including graph analytics, sparse linear algebra, and fluid mechanics that exhibit two specific types of data-dependent memory access patterns. Prodigy adopts a "best of both worlds" approach by using static program information from software, and dynamic run-time information from hardware.

The core of the system is the Data Indirection Graph (DIG)—a proposed compact representation used to express program semantics such sa the layout and memory access patterns of key data structures. The DIG works with several sparse formats including CSR and CSC. Program semantics are automatically captured with a compiler pass, encoded as a DIG, and inserted into the application binary. The DIG is then used to program a low-cost hardware prefetcher to fetch data according to an irregular algorithm's data structure traversal pattern. The prefetcher is equipped with a flexible prefetching algorithm that maintains timeliness by dynamically adapting its prefetch distance to an application's execution pace.

By comparing the performance of Prodigy against a non-prefetching baseline as well as state-of-the-art prefetchers, it is shown that by using just 0.8KB of storage, Prodigy outperforms a non-prefetching baseline by 2.6* and saves energy by 1.6*, on average. Prodigy also outperforms modern data prefetchers by 1.5–2.3*.

Graph Prefetching using data structure knowledge presents a prefetcher for traversals of graphs in CSR format, which snoops loads to the cache made by both the CPU and the prefetcher itself to drive new prefetch requests. It is observed that prefetching into the L1 provides the best opportunity for miss-latency reduction. The prefetcher has a direct connection from the CPU to enable configuration, and another to the DTLB to enable address translation, since the prefetcher works on virtual addresses. The majority of the benefits come from prefetching the edge and visited lists. However, these are accessed using the work list and vertex list. Therefore, the prefetcher is configured with the address bounds of all four of these structures.

By snooping L1 cache accesses from the core and reacting to data returned from its own prefetches, the prefetcher can schedule timely loads of data in advance of the application needing it. For a range of applications and graph sizes, the prefetcher achieves average speedups of 2.3*, and up to 3.3*, with little impact on memory bandwidth requirements.

Droplet consists of two contributions in which it analyzes and optimizes the memory hierarchy for graph processing workloads. It was found that the load-load dependency chains involving different application data types form the primary bottleneck in achieving a high memory-level parallelism. It is observed that different graph data types exhibit heterogeneous reuse distances. As a result, the private L2 cache has negligible contribution to performance, whereas the shared L3 cache shows higher performance sensitivity. DROPLET, a Data-awaRe decOuPLed prEfeTcher for graph applications. DROPLET prefetches different graph data types differently according to their inherent reuse distances. It is physically decoupled to overcome the serialization due to the dependency chains between different data types.

DROPLET achieves 19%-102% performance improvement over a noprefetch baseline, 9%-74% performance improvement over a conventional stream prefetcher, 14%-74% performance improvement over a Variable Length Delta Pre-fetcher, and 19%-115% performance improvement over a delta correlation prefetcher implemented as a global history buffer. DROPLET performs 4%-12.5% better than a monolithic L1 prefetcher similar to the state-of-the-art prefetcher for graphs.

A majority of the irregular accesses in graphs come from in-direct pat-

terns of the formA[B[i]]. Indirect memory prefetcher (IMP) captures this access pattern and hides latency. A partial cache line accessing mechanism for these prefetches to reduce the network and DRAM bandwidth pressure from the lack of spatial locality is also proposed. Evaluated on 7 applications, IMP shows 56% speedup on average (up to 2.3*) compared to a baseline 64 core system with streaming prefetchers. This is within 23% of an idealized system. With partial cache line accessing, we see another 9.4% speedup on average (up to 46.6%).

Scope of Improvement and Proposed Idea

3.1 Issues with Prodigy

Prodigy is a state-of-the-art prefetcher which surpasses the performance of all previous works, but the issue with prodigy is untimely and inaccurate prefetches. Fig. 3.1 shows that almost 40% of prefetched data gets evicted before being demanded. Working on those incorrect or late prefetches provides the opportunity to improve the performance of the prodigy.




Figure 3.1: Location of hit on Prefetched data for Prodigy

Along with incorrect and early evictions, the low use of L2 and last-level cache is also observed. It is seen that prefetched data rarely gets a hit in both the levels. We aim to solve both the issues, to increase hit in lower level caches and to reduce the useless prefetching from happening.

As discussed in the above section, Prodigy faces the problem of untimely and inaccurate prefetches. By untimely, it is meant that a cache block was prefetched and it resided in the cache. But during that duration, the access to it came only after the eviction of it. This issue could be solved if prefetching was made less aggressive. Inaccurate prefetches were caused due to misprediction by Prodigy and need to be resolved.

Prodigy is a graph prefetcher which always starts prefetching from the first list in the DIG, work queue in case of bfs. The first list is represented

by a trigger edge which is a self-loop over it. The problem with such an approach is that prefetching directly into the vertex list or edge list is not possible. In the case when the access to a large degree vertex comes it will have a huge number of neighbours and property data along with them. Even in such cases, Prodigy starts prefetching from a new vertex in the work queue.

3.2 Hypothesis

Demand access of a vertex with a large degree causes such high evictions. The huge number of edge and property data of neighbours will be accessed causing the eviction of prefetched data. Along with the hypothesis, it is understood that the term large is an ambiguous term, the experiments below will try to find out an approximation for the large degree. The above hypothesis emphasises on presence of large degree nodes of the graph and access of their data causes performance loss in Prodigy. Following are the ideas proposed that can be modified in the Prodigy prefetcher to get even better performance:

- On accessing a large degree node Stop prefetching, stop eviction of prefetched data. This will Reduce cache pollution as instead of useless prefetch data useful demand accessed data will be present.
- To vary the range of degree of nodes to find the optimum threshold point, above which to stop prefetching.
- Implement the analyse above technique across the cache hierarchy to find which cache level will give best performance for prefetched data.

Future work

The final aim of this work is to reduce the memory latency in graph applications through graph prefetchers, thereby increasing the performance of the system.

Future work includes the following:

- To modify the prodigy code and make it compatible with SniperSim.
- Run experiments and analyse the current work in order to find where the issue persists in cache hierarchy.
- Modify the code to calculate hit percentage for varying degree of nodes.

References

- 1. N. Talati et al., "Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design" HPCA 2021.
- 2. S. Ainsworth et al., "Graph Prefetching Using Data Structure Knowledge" ICS 2016.
- 3. A. Basak et al., "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads" HPCA 2019.
- 4. X. Yu et al., "IMP: Indirect memory prefetcher" MICRO 2015.
- 5. C. Zhang et al., "RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher" MICRO 2020.
- 6. E. Bhatia et al., Enhancing Signature Path Prefetching with Perceptron Prefetch Filtering, HPCA 2016
- 7. A. Asgari et al., A Case for Multi-Page Multi-Layer Perceptron Prefetcher 2021
- 8. J. Kim et al., Lookahead Prefetching with Signature Path 2016
- 9. P. Michaud et al., Best-Offset Hardware Prefetching 2016
- 10. M. Bakhshalipou et al., Bingo Spatial Data Prefetcher, HPCA 2019
- 11. J.Kim et al., Path confidence based lookahead prefetching, MICRO 2016
- 12. Balaji, Vignesh, et al. "P-opt: Practical optimal cache replacement for graph analytics." 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 2021.
- 13. S. Beamer, K. Asanović, and D. Patterson, "The gap benchmark suite," 2017.