Digital Logic & Number representation

Last Updated : Mar 22, 2024

Discuss

Question 1

The truth table

X	Y	f (X, Y)
0	0	0
0	1	0
1	0	1
1	1	1

represents the Boolean function

A) X

B) X+Y

C) X xor Y

D) Y

Question 2

In the following truth table, V = 1 if and only if the input is valid.

Inputs				Outputs		
D_0	D_1	D_2	D_3	X_0	X_1	V
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

What function does the truth table represent?

A) Priority encoder

B) Decoder

C) Multiplexer

D) Demultiplexer

Demultiplexer

Question 3

Which one of the following expressions does NOT represent exclusive NOR of x and y?

A xy+x'y'

B x⊕y'

C x'⊕y

D x'⊕y'

Question 4

Which one of the following circuits is NOT equivalent to a 2-input XNOR (exclusive NOR) gate?



A A

B B

C C

D D

Question 5

The simplified SOP (Sum Of Product) form of the boolean expression (P + Q' + R') . (P + Q' + R) . (P + Q + R') is

A (P'.Q + R')

B (P + Q'.R')

C (P'.Q + R)

D (P.Q + R)

Question 6

Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration.



If at some instance prior to the occurrence of the clock edge, P, Q and R have a value 0, 1 and 0 respectively, what shall be the value of PQR after the clock edge?

A) 000

B) 001

C) 010

D) 011

Question 7

Consider the data given in Q50 question. If all the flip-flops were reset to 0 at power on, what is the total number of distinct outputs (states) represented by PQR generated by the counter?

A) 3

B) 4

C 5

D 6

Question 8

The minterm expansion of f(P, Q, R) = PQ + QR' + PR' is

A m2 + m4 + m6 + m7

B m0 + m1 + m3 + m5

C m0 + m1 + m6 + m7

D m2 + m3 + m4 + m5

Question 9

The Boolean expression for the output 'f' of the multiplexer shown below is:



A (P⊕ Q⊕ R)'

B P⊕ Q⊕ R

C (P+Q+R)'

D P+Q+R

Question 10

What is the Boolean expression for the output f of the combinational logic circuit of NOR gates given below?



A (Q+R)'

B (P+Q)'

C (P+R)

D (P+Q+R)'

Question 11

In the sequential circuit shown below,if the initial value of the output Q1Q0 is 00,what are the next four values of Q1Q0?





A 11, 10, 01, 00

B 10, 11, 01, 00

C 10, 00, 01, 11

D 11, 10, 00, 01

Question 12

What is the minimum number of gates required to implement the Boolean function (AB+C) if we have to use only 2-input NOR gates?

A 2

B 3

C 4

D 5

Question 13

What is the minimal form of the Karnaugh map shown below? Assume that X denotes a don't care term.

cd \ ab	00	01	11	10
00	1	X	X	1
01	X			1
11				
10	1			X

A b'd'

B b'd' + b'c'

C b'd' + a'b'c'd'

D b'd' + b'c' + c'd'

Question 14

The output of the following combinational circuit is



F.
The value of F is:

A $P_1+P'_2P_3$

B $P_1+P'_2P'_3$

C $P_1+P_2P'_3$

D $P'_1+P_2P_3$

Question 15

A binary 3-bit down counter uses J-K flip-flops, FF_i with inputs J_i, K_i and outputs Q_i, i = 0, 1, 2 respectively. The minimized expression for the

I. $J_0 = K_0 = 0$

II. $J_0 = K_0 = 1$

III. $J_1 = K_1 = Q_0$

IV. $J_1 = K_1 = \bar{Q}_0$

V. $J_2 = K_2 = Q_1\, Q_0$

VI. $J_2 = K_2 = \bar{Q}_1\, \bar{Q}_0$

input from following, is

A I, III, V

B I, IV, VI

C) II, III, V

D) II, IV, VI

Question 16

Let r denote number system radix. The only value(s) of r that satisfy the equation $\sqrt{121_r} = 11_r$ is/are

A) decimal 10

B) decimal 11

C) decimal 10 and 11

D) any value > 2

Question 17

In the Karnaugh map shown below, X denotes a don't care term. What is the minimal form of the function represented by the Karnaugh map?



K-Map

A) b'd'+a'd'

B) a'b'+b'd'+a'b'd'

C) b'd'+a'b'd'

D) a'b'+b'd'+a'd'

Question 18

Given f_1, f_3 and f in canonical sum of products form (in decimal) for the circuit



$f_1 = \Sigma m (4, 5, 6, 7, 8)$
$f_3 = \Sigma m (1, 6, 15)$
$f = \Sigma m (1, 6, 8, 15)$
then f_2 is

A [Tex]\sum m(4,6)[/Tex]

B [Tex]\sum m(4,8)[/Tex]

C [Tex]\sum m(6,8)[/Tex]

D [Tex]\sum m(4,6,8)[/Tex]

Question 19

If P, Q, R are Boolean variables, then (P + Q')(PQ' + PR)(P'R' + Q') simplifies

A PQ'

B PR'

C PQ' + R

D PR'' + Q

Question 20

How many 3-to-8 line decoders with an enable input are needed to construct a 6-to-64 line decoder without using any other logic gates?

A 7

B 8

C 9

D 10

Question 21

Consider the following Boolean function of four variables: f(w,x,y,z) = ∑(1,3,4,6,9,11,12,14) The function is:

A independent of one variables.

B independent of two variables.

C independent of three variables.

D dependent on all the variables.

Question 22

Let f(w, x, y, z) = ∑(0, 4, 5, 7, 8, 9, 13, 15). Which of the following expressions are NOT equivalent to f?

A x'y'z' + w'xy' + wy'z + xz

B w'y'z' + wx'y' + xz

C w'y'z' + wx'y' + xyz + xy'z

D x'y'z' + wx'y' + w'y

Question 23

Define the connective * for the Boolean variables X and Y as: X * Y = XY + X' Y'. Let Z = X * Y.

```
Consider the following expressions P,
P: X = Y*Z
Q: Y = X*Z
R: X*Y*Z=1
```

Which of the following is TRUE?

A Only P and Q are valid

B Only Q and R are valid.

C Only P and R are valid.

D All P, Q, R are valid.

Question 24

Suppose only one multiplexer and one inverter are allowed to be used to implement any Boolean function of n variables. What is the minimum size of the multiplexer needed?

A 2^n line to 1 line

B 2^{n+1} line to 1 line

C 2^{n-1} line to 1 line

D 2^{n-2} line to 1 line

Question 25

In a look-ahead carry generator, the carry generate function G_i and the carry propagate function P_i for inputs A_i and B_i are given by:

$$P_i = A_i \oplus B_i \text{ and } G_i = A_iB_i$$

The expressions for the sum bit S_i and the carry bit C_{i+1} of the look-ahead carry adder are given by:

$$S_i = P_i \oplus C_i \text{ and } C_{i+1} = G_i + P_iC_i \text{ , whe}$$

Consider a two-level logic implementation of the look-ahead carry generator. Assume that all P_i and G_i
are available for the carry generator circuit and that the AND and OR gates can have any number of inputs. The number of AND gates and OR gates needed to implement the look-ahead carry generator for a 4-bit adder with S3, S2, S1, S0 and C4 as its outputs are respectively:

A 6, 3

B 10, 4

C 6, 4

D 10, 5

Question 26

The control signal functions of a 4-bit binary counter are given below (where X is “don’t care”)
The counter is connected as follows:

Clear	Clock	Load	Count	Function
1	X	X	X	Clear to 0
0	X	0	0	No Change
0	↑	1	X	Load input
0	↑	0	1	Count next

The counter is connected as follows:



Assume that the counter and gate delays are negligible. If the counter starts at 0, then it cycles through the following sequence:

A 0, 3, 4

B 0, 3, 4, 5

C 0, 1, 2, 3, 4

D 0, 1, 2, 3, 4, 5

Question 27

You are given a free running clock with a duty cycle of 50% and a digital waveform f which changes only at the negative edge of the clock. Which one of the following circuits (using clocked D flip-flops) will delay the phase of f by 180°?

(A)



(B)



(C)



(D)



A A

B B

C C

D D

Question 28

Consider the following Boolean expression for F:

F(P, Q, R, S) = PQ + P'QR + P'QR'S

The minimal sum-of-products form of F is

A PQ + QR + QS

B P + Q + R + S

C P' + Q' + R' + S'

D P'R + P'R'S + P

Question 29

Consider a 4-to-1 multiplexer with two select lines S1 and S0, given below



The minimal sum-of-products form of the Boolean expression for the output F of the multiplexer is

A P\'Q + QR\' + PQ\'R

B P\'Q + P\'QR\' + PQR\' + PQ\'R

C P\'QR + P\'QR\' + QR\' + PQ\'R

D PQR\'

Question 30

Let $k = 2^n$. A circuit is built by giving the output of an n-bit binary counter as input to an n-to-2^n bit decoder. This circuit is equivalent to a

A. k-bit binary up counter.

B. k-bit binary down counter.

C. k-bit ring counter.

D. k-bit Johnson counter.

Question 31

Consider the equation (123)5 = (x8)y with x and y as unknown. The number of possible solutions is _____ .

A. 1

B. 2

C. 3

D. 4

Question 32

Consider the following minterm expression for F : F(P,Q,R,S) = ∑ (0, 2, 5, 7, 8, 10, 13, 15) The minterms 2, 7, 8 and 13 are 'do not care' terms. The minimal sum-of-products form for F is :

A. QS' + Q'S

B. Q'S' + QS

C. Q'R'S' + Q'RS' + QR'S + QRS

D. P'Q'S' + P'QS + PQS + PQ'S'

Question 33

Consider the following combinational function

block involving four Boolean variables x, y, a, b where x, a, b are inputs and y is the output.

```
f (x, y, a, b)
{
   if (x is 1) y = a;
   else y = b;
}
```

Which one of the following digital logic blocks is the most suitable for implementing this function?

A Full adder

B Priority encoder

C Multiplexer

D Flip-flop

Question 34



The above sequential circuit is built using JK flip-flops is initialized with Q2Q1Q0 = 000. The state sequence for this circuit for the next 3 clock cycle is

A 001, 010, 011

B 111, 110, 101

C 100, 110, 111

D 100, 011, 001

Question 35

Let X denote the Exclusive OR (XOR) operation. Let '1' and '0' denote the binary constants. Consider the following Boolean expression for F over two variables P and Q:

```
F(P, Q) = ( ( 1 X P) X (P X Q) ) X ( (
```

The equivalent expression for F is

A P + Q

(P + Q)

C P X Q

D (P X Q)'

Question 36



Consider the circuit above. Which one of the following options correctly represents f (x, y, z)?

A xz' + xy + y'z

B xz' + xy + (yz)'

C xz + xy + (yz)'

D xz + xy' + (yz)'

Question 37

Given two three bit numbers a2a1a0 and b2b1b0 and c, the carry in, the function that represents the carry generate function when these two numbers are added is:

(A) $a_2b_2 + a_2a_1b_1 + a_2a_1a_0b_0 + a_2a_0b_1b_0 + a_1b_2b_1 + a_1a_0b_2b_0 + a_0b_2b_1b_0$

(B) $a_2b_2 + a_2b_1b_0 + a_2a_1b_1b_0 + a_1a_0b_2b_1 + a_1a_0b_2 + a_1a_0b_2b_0 + a_2a_0b_1b_0$

(C) $a_2 + b_2 + (a_2 \oplus b_2)(a_1 + b_1 + (a_1 \oplus b_1)(a_0 + b_0))$

(D) $a_2b_2 + \overline{a}_2a_1b_1 + \overline{a}_2\overline{a}_1a_0b_0 + \overline{a}_2a_0\overline{b}_1b_0 + a_1\overline{b}_2b_1 + \overline{a}_1a_0\overline{b}_2b_0 + a_0\overline{b}_2\overline{b}_1b_0$

A A

B B

C C

D D

Question 38

Consider the circuit in the diagram. The ⊕ operator represents Ex-OR. The D flipflops are initialized to zeroes (cleared).



The following data: 100110000 is supplied to the "data" terminal in nine clock cycles. After that the values of q2q1q0 are:

A) 000

B) 001

C) 010

D) 101

Question 39

Consider a Boolean function f (w, x, y, z). suppose that exactly one of its inputs is allowed to change at a time. If the function happens to be true for two input vectors i1 = (w1, x1, y1, z1) and i2 = (w2, x2, y2, z2) we would like the function to remain true as the input changes from i1 to i2 (i1 and i2 differ in exactly one bit position), without becoming false momentarily. Let f (w, x, y, z) = ∑(5,7,11,12,13,15). Which of the following cube covers of f will ensure that the required property is satisfied?

A) w'xz, wxy', xy'z, xyz,wyz

B) wxy,w'xz,wyz

C) wx(yz)', xz, wx'yz

D) wzy, wyz, wxz, w'xz, xy'z, xyz

Question 40

We consider the addition of two 2's complement numbers $b_{n-1}b_{n-2}...b_0$ and $a_{n-1}a_{n-2}...a_0$. A binary adder for adding unsigned binary numbers is used to add the two numbers. The sum is denoted by $c_{n-1}c_{n-2}...c_0$ and the carry-out by c_{out}. Which one of the following options correctly identifies the overflow condition?

(A) $c_{out}\left(\overline{a_{n-1} \oplus b_{n-1}}\right)$

(B) $a_{n-1}\,b_{n-1}\,\overline{c_{n-1}} + \overline{a_{n-1}}\,\overline{b_{n-1}}\,c_{n-1}$

(C) $c_{out} \oplus c_{n-1}$

(D) $a_{n-1} \oplus b_{n-1} \oplus c_{n-1}$

A A

B B

C C

D D

Question 41

Consider numbers represented in 4-bit gray code. Let h3h2h1h0 be the gray code representation of a number n and let g3g2g1g0 be the gray code of (n + 1) (modulo 16) value of the number. Which one of the following functions is correct? A: [Tex]g_{0}(h_{3},h_{2},h_{1},h_{0})=\\sum (1,2,3,6,10,13,14,15)[/Tex] B: [Tex]g_{1}(h_{3},h_{2},h_{1},h_{0})=\\sum (4,9,10,11,12,13,14,15)[/Tex] C: [Tex]g_{2}(h_{3},h_{2},h_{1},h_{0})=\\sum (2,4,5,6,7,12,13,15)[/Tex] D: [Tex]g_{3}(h_{3},h_{2},h_{1},h_{0})=\\sum (0,1,6,7,10,11,12,13)[/Tex]

A A

B B

C C

D D

Question 42

Consider the following circuit.



Which one of the following is TRUE?

A f is independent of X

B f is independent of Y

C f is independent of Z

D None of X, Y, Z is redundant

Question 43

The hexadecimal representation of 657_8 is

A 1AF

B D78

C D71

D 32F

Question 44

The switching expression corresponding to f(A, B, C, D) = Σ (1, 4, 5, 9, 11, 12) is

A BC'D' + A'C'D + AB'D

B ABC' + ACD + B'C'D

C ACD' + A'BC' + AC'D'

D A'BD + ACD' + BCD'

Question 45

Consider the following circuit involving a positive edge triggered D FF.



Consider the following timing diagram.
Let Ai represent the logic level on the line A in the i-th clock period.
Let A' represent the complement of A. The correct output sequence on Y over the clock periods 1 through 5 is

A A0 Al A1' A3 A4

B A0 Al A2' A3 A4

C Al A2 A2' A3 A4

D Al A2' A3 A4 A5'

Question 46

Consider the following circuit.



The flip-flops are positive edge triggered D FFs. Each state is designated as a two bit string Q_0Q_1. Let the initial state be 00. The state transition sequence is:



A A

B B

C C

D D

Question 47

Consider the following floating point format



Mantissa is a pure fraction in sign-magnitude form.
The decimal number 0.239×2^{13}
has the following hexadecimal representation
(without normalization and rounding off :

A 0D 24

B 0D 4D

C 4D 0D

D 4D 3D

Question 48

Consider the following floating point format



Mantissa is a pure fraction in sign-magnitude form.
The normalized representation for the above
format is specified as follows. The mantissa has an
implicit 1 preceding the binary (radix) point.
Assume that only 0's are padded in while shifting a
field. The normalized representation of the above
number (0.239×2^{13}) is:

A 0A 20

B 11 34

C 4D D0

D 4A E8

Question 49

The Boolean function x'y' + xy + x'y is equivalent to

A x' + y'

B x + y

C x + y'

D x' + y

Question 50

In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in

A Q = 0, Q' = 1

B Q = 1, Q' = 0

C Q = 1, Q' = 1

D Indeterminate states

Question 51

The next state table of a 2-bit saturating up-counter is given below.

Q_1	Q_0	Q_1^+	Q_0^+
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	1

The counter is built as synchronous sequential circuit using D flip-flops. The value for D_1 and D_2 are

A $D_1 = Q_0 + Q_1$ $D_2 = Q'_0 + Q_1$

B $D_1 = Q'_1Q_0$ $D_2 = Q'_1 + Q'_0$

C $D_1 = Q'_0 + Q_1$ $D_2 = Q_0 + Q_1$

D None of these

Question 52

Given f(x, y, w, z) = Σm(0, 1, 2, 3, 7, 8, 10) + Σd(5, 6, 11, 15), where d represents the don't-care condition in Karnaugh maps. Which of the following is a minimum sum of products (SOP) form of f(x, y, w, z)?

A f = y z + x y + wz

B f = w'z' + w'x' + yz

C f = y'z'+x'z

D f = (y' + z')(w' + z)

Question 53

A circuit outputs a digit in the form of 4 bits. 0 is represented by 0000, 1 by 0001, ..., 9 by 1001. A combinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit ≥ 5,

and 0 otherwise. If only AND, OR and NOT gates may be used, what is the minimum number of gates required?

A 2

B 3

C 4

D 5

Question 54

Which are the essential prime implicants of the following Boolean function? f(a, b, c) = a'c + ac' + b'c

A a'c and ac'

B a'c and b'c

C a'c only

D ac' and bc'

Question 55

Consider a multiplexer with X and Y as data inputs and Z as control input. Z = 0 selects input X, and Z = 1 selects input Y. What are the connections required to realize the 2-variable Boolean function f = T + R, without using any additional hardware ?

A R to X, 1 to Y, T to Z

B T to X, R to Y, T to Z

C T to X, R to Y, 0 to Z

D R to X, 0 to Y, T to Z

Question 56

Consider the partial implementation of a 2-bit counter using T flip-flops following the sequence 0-2-3-1-0, as shown below



To complete the circuit, the input X should be

A Q2'

B Q2 + Q1

C (Q1 ⊕ Q2)'

D Q1 ⊕ Q2

Question 57

A 4-bit carry lookahead adder, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both complemented and uncomplemented forms and the delay of each gate is one time unit, what is the overall propagation delay of the adder? Assume that the carry network has been implemented using two-level AND-OR logic.

A 4 time units

B 6 time units

C 10 time units

D 12 time units

Question 58

Consider an array multiplier for multiplying two n bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is

A) $\Theta(1)$

B) $\Theta(\log n)$

C) $\Theta(n)$

D) $\Theta(n^2)$

Question 59

A 1-input, 2-output synchronous sequential circuit behaves as follows : Let zk, nk denote the number of 0's and 1's respectively in initial k bits of the input (zk + nk = k). The circuit outputs 00 until one of the following conditions holds.

```
zk – nk = 2. In this case, the out

             all subsequent clock
nk – zk = 2. In this case, the out
             all subsequent clock
```

What is the minimum number of states required in the state transition graph of the above circuit?

A) 5

B) 6

C) 7

D) 8

Question 60

The literal count of a boolean expression is the sum of the number of times each literal appears in the expression. For example, the literal count of (xy + xz') is 4. What are the minimum possible literal counts of the product-of-sum and sum-of-product representations respectively of the function given by the following Karnaugh map ? Here, X denotes "don't care"

xy \ zw	00	01	11	10
00	X	1	0	1
01	0	1	X	0
11	1	X	X	0



A (11, 9)

B (9, 13)

C (9, 10)

D (11, 11)

Question 61

Consider the ALU shown below.



If the operands are in 2's complement representation, which of the following operations can be performed by suitably setting the control lines K and C0 only (+ and - denote addition and subtraction respectively) ?

A A + B, and A - B, but not A + 1

B A + B, and A + 1, but not A - B

C A + B, but not A - B, or A + 1

D A + B, and A - B, and A + 1

Question 62

Consider the following circuit composed of XOR gates and non-inverting buffers.



The non-inverting buffers have delays d1 = 2 ns and d2 = 4 ns as shown in the figure. Both XOR gates and all wires have zero delay. Assume that all gate inputs, outputs and wires are stable at logic level 0 at time 0. If the following waveform is applied at input A, how many transition(s) (change of logic levels) occur(s) at B during the interval from 0 to 10 ns ?



A 1

B 2

C 3

D 4

Question 63

Minimum sum of product expression for f(w, x, y, z) shown in Karnaugh-map below is

yz\\wx	00	01	11	10
00	0	1	1	0
01	x	0	0	1
11	x	0	0	1
10	0	1	1	x

A xz + y'z

B xz' + zx'

C x'y + zx'

D None of these

Question 64

Consider the following logic circuit whose inputs and function and output is f.



Figure

Given that

```
f1(dx, y, z) = ∑(0, 1, 3, 5),
f2(dx, y, z) = ∑(6, 7) and
f(dx, y, z) = ∑(1, 4, 5),
```

f3 is :

A ∑(1, 4, 5)

B ∑(6, 7)

C ∑(0, 1, 3, 5)

D None of these

Question 65

Consider the following multiplexor where 10, 11, 12, 13 are four data input lines selected by two address line combinations A1A0 = 00, 01, 10, 11

respectively and f is "the output of the multiplexor. EN is the enable input.



The function f(x, y, z) implemented by the above circuit is :

A xyz'

B xy + z

C x + z

D None of these

Question 66

Let f(A, B) = A' + B. Simplified expression for function f(f(x + y, y)z) is :

A x' + z

B xyz

C xy' + z

D None of these

Question 67

Given the following Karnaugh map, which one of the following represents the minimal Sum-Of-Products of the map?

yz \ wx	00	01	11	10
00	0	X	0	X
01	X	1	X	1
11	0	X	1	0
10	0	1	X	0

A xy + y'z

B wx'y' + xy + xz

C w'x + y'z + xy

D xz + y

Question 68

Consider the following circuit with initial state Q0 = Q1 = 0. The D Flip-flops are positive edged triggered and have set up times 20 nanosecond and hold times 0.



Figure

Consider the following timing diagrams of X and C; the clock period of C <= 40 nanosecond. Which one is the correct plot of Y?



A a

B b

C c

D d

Question 69

Consider the circuit given below with initial state Q0 =1, Q1 = Q2 = 0. The state of the circuit is given by the value $4Q_2 + 2Q_1 + Q_0$

Which one of the following is the correct state sequence of the circuit?

A 1,3,4,6,7,5,2

B 1,2,5,3,7,6,4

C 1,2,7,3,5,6,4

D 1,6,5,7,2,3,4

Question 70

The simultaneous equations on the Boolean variables x, y, z and w,

$$x + y + z = 1$$
$$xy = 0$$
$$xz + w = 1$$
$$xy + \bar{z}\ \bar{w} = 0$$

have the following solution for x, y, z and w, respectively.

A 0 1 0 0

B 1 1 0 1

C 1 0 1 1

D 1 0 0 0

Question 71

Which function does NOT implement the Karnaugh map given below?

wz → / xy↓	00	01	11	10
00	0	x	0	0
01	0	x	1	1
11	1	1	1	1
10	0	x	0	0

(a) $(w+x)y$ (b) $xy+yw$

(c) $(w+x)(\bar{w}+y)(\bar{x}+y)$ (d) None of the above

A (w+x)y

B xy +yw

C (W + X)(W' + Y)(X' +Y)

D None of the above

Question 72

The following arrangement of master-slave flip flops has the initial state of P, Q as 0, 1 (respectively). After three clock cycles the output state P, Q is (respectively),

A 1, 0

B 1, 1

C 0, 0

D 0,1

Question 73

Consider a 4 bit Johnson counter with an initial value of 0000. The counting sequence of this counter is:

A 0, 1, 3, 7, 15, 14, 12, 8, 0

B 0, 1, 3, 5, 7, 9, 11, 13, 15, 0

C 0, 2, 4, 6, 8, 10, 12, 14, 0

D 0, 8, 12, 14, 15, 7, 3, 1, 0

Question 74

A positive edge-triggered D flip-flop is connected to a positive edge-triggered JK flipflop as follows. The Q output of the D flip-flop is connected to both the J and K inputs of the JK flip-flop, while the Q output of the JK flip-flop is connected to the input of the D flip-flop. Initially, the output of the D flip-flop is set to logic one and the output of the JK flip-flop is cleared. Which one of the following is the bit sequence (including the initial state) generated at the Q output of the JK flip-flop when the flip-flops are connected to a free-running common clock? Assume that J = K = 1 is the toggle mode and J = K = 0 is the state-holding mode of the JK flip-flop. Both the flip-flops have non-zero propagation delays.

A 0110110...

B 0100100...

C 011101110...

D 011001100...

Question 75

Consider the operations f(X, Y, Z) = X'YZ + XY' + Y'Z' and g(X, Y, Z) = X'YZ + X'YZ' + XY Which one of the following is correct?

A Both {f} and {g} are functionally complete

B Only {f} is functionally complete

C Only {g} is functionally complete

D Neither {f} nor {g} is functionally complete

Question 76

The minimum number of JK flip-flops required to construct a synchronous counter with the count sequence (0, 0, 1, 1, 2, 2, 3, 3, 0, 0,...) is _____

A 0

B 1

C 2

D 3

Question 77

The number of min-terms after minimizing the following Boolean expression is _____.

[D′ + AB′ + A′C + AC′D + A′C′D]′

A 1

B 2

C 3

D 4

Question 78

A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is

A 12 microsecond

B 19.2 microseconds

C 21.9 microseconds

D 17.6 microseconds

Question 79

The total number of prime implicants of the function f(w, x, y, z) = Σ(0, 2, 4, 5, 6, 10) is _____.

A 2

B 3

C 4

D 5

Question 80

Given the function F = P′ + QR, where F is a function in three Boolean variables P, Q and R and P′ = !P, consider the following statements.

```
S1: F = Σ (4, 5, 6)
S2: F = Σ (0, 1, 2, 3, 7)
S3: F = Π (4, 5, 6)
S4: F = Π (0, 1, 2, 3, 7)
```

Which of the following is true?

A S1-False, S2-True, S3-True, S4-False

B S1-True, S2-False, S3-False, S4-True

C S1-False, S2-False, S3-True, S4-True

D S1-True, S2-True, S3-False, S4-False

Question 81

What is the minimum number of NAND gates required to implement a 2-input EXCLUSIVE-OR function without using any other logic gate?

A 3

B 4

C 5

D 6

Question 82

Using *a* 4-bit 2's complement arithmetic, which of the following additions will result in an overflow?

(i) 1100 + 1100

(ii) 0011 + 0111

(iii) 1111 + 0111

A (i) only

(i) only

B (ii) only

C (iii) only

D (i) and (iii) only

Question 83

The number $(123456)_8$ is equivalent to

A (A72E)16 and (22130232)4

B (A72E)16 and (22131122)4

C (A73E)16 and (22130232)4

D (A62E)16 and (22120232)4

Question 84

The function
AB'C
+
A'BC
+
ABC'
+
A'B'C
+
AB'C'
is equivalent to

A AC'+AB+A'C

B AB'+AC'+A'C

C A'B+AC'+AB'

D A'B+AC+AB'

Question 85

Which of the following expressions is equivalent to $(A \oplus B) \oplus C$

A $(A+B+C)(A^-+B^-+C^-)$

B $(A+B+C)(A^-+B^-+C)$

C $ABC+A^-(B \oplus C)+B^-(A \oplus C)$

D None

Question 86

How many pulses are needed to change the contents of a 8-bit up counter from 10101100 to 00100111 (rightmost bit is the LSB)?

A 134

B 133

C 124

D 123

Question 87

Which of the following input sequences will always generate a 1 at the output z at the end of the third cycle?



A 000101111

B 101110111

C 011101111

D 001110111

Question 88

The circuit shown below implements a 2-input NOR gate using two 2-4 MUX (control signal 1 selects the upper input). What are the values of signals x, y and z?



A) 1, 0, B

B) 1, 0, A

C) 0, 1, B

D) 0, 1, A

Question 89

We want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then repeats. The minimum number of J-K flip-flops required to implement this counter is Note : This question was asked as Numerical Answer Type.

A) 1

B) 2

C) 4

D) 5

Question 90

Consider the two cascaded 2-to-1 multiplexers as shown in the figure.



The minimal sum of products form of the output X is

(A) $\bar{P}\bar{Q}+PQR$

(B) $\bar{P}Q+QR$

(C) $PQ+\bar{P}\bar{Q}R$

(D) $\bar{Q}\bar{R}+PQR$

A A

B B

C C

D D

Question 91

Consider a carry lookahead adder for adding two n-bit integers, built using gates of fan-in at most two. The time to perform addition using this adder is

A Θ(1)

B Θ(Log (n))

C Θ(√ n)

D Θ(n)

Question 92

Consider an eight-bit ripple-carry adder for computing the sum of A and B, where A and B are integers represented in 2's complement form. If the decimal value of A is one, the decimal value of B that leads to the longest latency for the sum to stabilize is _____ [This Question was originally a Fill-in-the-blanks Question]

A -1

B 2

C 1

D -2

Question 93

Let, x1⊕x2⊕x3⊕x4 = 0 where x1, x2, x3, x4 are Boolean variables, and ⊕ is the XOR operator. Which one of the following must always be TRUE ?

A x1x2x3x4 = 0

B x1x3+x2 = 0

C x′1⊕x′3=x′2⊕x′4

D x1+x2+x3+x4 = 0

Question 94

Let X be the number of distinct 16-bit integers in 2's complement representation. Let Y be the number of distinct 16-bit integers in sign magnitude representation. Then X −Y is _____ [This Question was originally a Fill-in-the-blanks Question]

A 1

B 2

C 3

D 0

Question 95

Which of the following expressions is not equivalent to X^- ?

A x NAND x

B x NOR x

C x NAND 1

D x NOR 1

Question 96

Which of the following function implements the Karnaugh map shown below?

AB \ CD	00	01	11	10
00	0	0	1	0
01	X	X	1	X
11	0	1	1	0
10	0	1	1	0

a. $\overline{A}B + CD$
b. $D(C + A)$
c. $AD + \overline{A}B$
d. $(C + D)(\overline{C} + D)(A + B)$

A a
B b
C c
D d

Question 97

The addition of 4-bit, two's complement, binary numbers 1101 and 0100 results in

A 0001 and an overflow
B 1001 and no overflow
C 0001 and no overflow
D 1001 and an overflow

Question 98

Which of the following input sequences for a cross-coupled R-S flip-flop realized with two NAND gates

may lead to an oscillation ?

A 11, 00
B 01, 10
C 10, 01
D 00, 11

Question 99

The following circuit implements a two-input AND gate using two 2-1 multiplexers. What are the values of X_1, X_2, X_3 ?

A $X_1=b, X_2=0, X_3=a$

B $X_1=b, X_2=1, X_3=b$

C $X_1=a, X_2=b, X_3=1$

D $X_1=a, X_2=0, X_3=b$

Question 100

The following bit pattern represents a floating point number in IEEE 754 single precision format 1 10000011 10100000000000000000000 The value of the number in decimal form is

A -10

B -13

C -26

D None of these

Question 101

What Boolean function does the circuit below realize ?



A xz+x'z'

B xz'+x'z

C x'y'+yz

D xy+y'z'

Question 102

Consider the following state diagram and its realization by a JK flip flop



The combinational circuit generates J and K in terms of x, y and Q.

The Boolean expressions for J and K are :

A (x⊕y)'and (x⊕y)'

B (x⊕y)'and x⊕y

C x⊕y and (x⊕y)'

D x⊕yand x⊕y

Question 103

The Boolean function f implemented in the figure shown below, using two input multiplexers is:



A AB'C + ABC'

B A'B'C + A'BC'

C A'BC + A'B'C'

D ABC + AB'C'

Question 104

The complement of the function F = (A + B′)(C′ + D)(B′ + C) is:

A A′B + CD′ + BC′

B AB′ + C′D + B′C

C AB′ + CD′ + BC

D AB + BC + CD

Question 105

Which of the following is false:

A Digital signature is used to verify that a message is authentic.

B Digital certificate is issued by a third party.

C Digital certificate ensures integrity of the message.

D Digital signature ensures non-repudiation.

Question 106

A D flip-flop is to be connected to an 8085 microprocessor chip as a 1-bit output port with a port address of FF hex. Data bit D3 should be involved in the data transfer from CPU to the flip-flop. The flip-flop should be cleared on power ON.

a. Using only one NAND gate (fan in of 10), one NOT gate and one D flip-flop. Draw the required interface logic circuit (only the relevant signals should be shown).
b. Write a program to generate a square wave on the output of the flip-flop. ON and OFF

periods of the square wave should be 7 bus cycles each.

Question 107

Booth's coding in 8-bits for the decim

A 0-100+1000

B 0-100+100-1

C 0-1+100-10+1

D 00-10+100-1

Question 108

The maximum gate delay for any output to appear in an array multiplier for multiplying two n bit number is:

A O(n^2)

B O(n)

C O(log n)

D O(1)

Question 109

Consider the circuit shown below . In a certain steady state, the line Y is at ' 1 '. What are the possible values of A, B and C in this state?



a). A=0, B=0, C=1 b). A=0, B=1, C=1 c). A=1, B=0, C=1 d). A=1, B=1, C=1

A b only

B Both a and b

C Both a and c

D a, c and d

Question 110

Which of the following sets of component(s) is/are sufficient to implement any arbitrary boolean function? a) XOR gates, NOT gates b) 2 to 1 multiplexers c) AND gates, XOR gates d) Three-input gates that output (A.B)+C for the inputs A, B and C.

A a and d

B b and c

C c only

D All of above

Question 111

The number of fill and half-address required to add 16-bit number is:

A 8 half-adders, 8 full-adders

B 1 half-adder, 15 full-adders

C 16 half-adders, 0 full-adders

D 4 half-adders, 12 full-adders

Question 112

Zero has two representations in: a) Sign magnitude b) 1's complement c) 2's complement d) None of the above

A Only a

B a and b

C a and c

D a, b and c

Question 113

What happens when a bit-string is XORed with itself n-times as shown: [B⊕ (B⊕ (B⊕ (B..... n times)]

A complements when n is even

B complements when n is odd

C divides by 2^n always

D remains unchanged when n is even

Question 114

A multiplexer with a 4-bit data select input is a

A 4:1 multiplexor

B 2:1 multiplexor

C 16:1 multiplexor

D 8:1 multiplexor

Question 115

The threshold level for logic 1 in the TTL family is

A any voltage above 2.5 V

B any voltage between 0.8 V and 5.0 V

C any voltage below 5.0 V

D any voltage below Vcc but above 2.8 V

Question 116

The octal representation of an integer is $(342)_8$. If

this were to be treated as an eight bit integer in an 8085 based computer, its decimal equivalent is

A 226

B -98

C 76

D -30

Question 117

The function represented by the Karnaugh map given below is:

A \ BC	00	01	10	11
0	1	0	0	1
1	1	0	0	1

A A.B

B AB+BC+CA

C (B⊕C)'

D A.BC

Question 118

Which of the following operation is commutative but not associative

A AND

B OR

C NAND

D EXOR

Question 119

Suppose the domain set of an attribute consists of signed four digit numbers. What is the percentage

rate of reduction in storage space of this attribute if it is stored as an integer rather than in character form?

A) 80%

B) 20%

C) 60%

D) 40%

Question 120

a. The implication gate shown below, has two inputs (x and y), the output is 1 except when *x=1* and *y=0*. Realize *f=x'y + xy'* using only four implication gates.



b. Show that the implication gate is functionally complete.

Question 121

Design a synchronous counter to go through the following states: 1, 4, 2, 3, 1, 4, 2, 3, 1, 4,.....

Question 122

Let * be defined as
$x * y = x' + y$.
Let
$z = x * y$.
Value of
$z * x$
is

A) x'+y

B) x

C) 0

D) 1

Question 123

Question 123

An N-bit carry look ahead adder, where N is a multiple of 4, employs ICs 74181 (4 bit ALU) and 74182 (4 bit carry look ahead generator). The minimum addition time using the best architecture for this adder is

A proportional to N

B proportional to logN

C a constant

D none of the above

Question 124

Let
$f(x, y, z) = x' + y'x + xz$
be a switching function. Which one of the following is valid?

A y'z is a prime implicant of f

B xz is a minterm of f

C xz is an implicant of f

D y is a prime implicant of f

Question 125

Given $\sqrt{(224)_r} = (13)_r$ The value of the radix r is:

A 10

B 8

C 5

D 6

Question 126

Consider a logic circuit shown in figure below. The functions
$f1$

,
f2
and
f
(in canonical sum of products form in decimal notation) are :



f1(w,x,y,z)
= ∑ 8,9,10
f2(w,x,y,z)
= ∑ 7,8,12,13,14,15
f(w,x,y,z)
= ∑ 8,9 The Function
f3
is

a. ∑9,10
b. ∑9
c. ∑1,8,9
d. ∑8,10,15

A a
B b
C c
D d

Question 127

Let *f = (w'+y)(x'+y)(w+x'+z)(w'+z)(x'+z)* a). Express f as the minimal sum of products.

Write only the answer. b). If the output line is stuck at 0, for how many input combinations will the value of *f* be incorrect?

Question 128

Following floating point number format is given *f* is a fraction represented by a 6-bit mantissa (includes sign bit) in sign magnitude form *e* is a 4-bit exponent (includes sign hit) in sign magnitude form n= *(f, e) = f, 2^e* is a floating point number. Let A= 54.75 in decimal and B= 9.75 in decimal. a). Represent A and B as floating point numbers in the above format. b). Show the steps involved in floating point addition of A and B. c). What is the percentage error (upto one position beyond decimal point) in the addition operation in (b)?

Question 129

A ROM is used to store the table for multiplication of two 8-bit unsigned integers. The size of ROM required is

A) 256 x 16

B) 64K x 8

C) 4K x 16

D) 64K x 16

Question 130

Booth's algorithm for integer multiplication gives worst performance when the multiplier pattern is

A) 101010 1010

B) 100000 0001

C) 111111 1111

D) 011111 1110

Question 131

Consider the following floating point number representation  The exponent is in 2's complement representation and mantissa is in the sign magnitude representation. The range of the magnitude of the normalized numbers in this representation is a). 0 to 1 b). 0.5 to 1 c). 2^{-23} to 0.5 d). 0.5 to $(1-2^{-23})$

A) a

B) b

C) c

D) d

Question 132

Consider the circuit given below which has a four bit binary number $b_3b_2b_1b_0$ as input and a five bit binary number $d_4d_3d_2d_1d_0$ as output. The circuit implements:



A Binary to Hex conversion

B Binary to BCD conversion

C Binary to grey code conversion

D Binary to radix-12 conversion

Question 133

Consider the circuit in below figure. *f* implements



A (ABC)' + A'BC' + ABC

B A + B + C

C A ⊕ B ⊕ C

D AB + BC + CA

Question 134

What is the equivalent Boolean expression in product-of-sums form for the Karnaugh map given below.



A) BD' + B'D

B) (B+C'+D)(B'+C+D')

C) (B+D)(B'+D')

D) (B+D')(B'+D)

Question 135

A logic network has two data inputs A and B, and two control inputs C_0 and C_1. It implements the function F according to the following table.

C_1	C_0	F
0	0	A + B
0	1	A + B
1	0	$A \oplus B$
1	1	AB

. Implement the circuit using one 4 to 1 Multiplexer, one 2-input Exclusive OR gate, one 2-input AND gate, one 2-input OR gate and one Inverter.

Question 136

Consider the synchronous sequential circuit in the below figure



a) Draw a state diagram, which is implemented by the circuit. Use the following names for the states corresponding to the values of flip-flops as given below.

Q1	Q2	Q3	State
0	0	0	S0
0	0	1	S1
-	-	-	-
-	-	-	-
-	-	-	-
1	1	1	S7

b) Given that the initial state of the circuit is S4, identify the set of states, which are not reachable.

Question 137

Consider the Karnaugh map given below

CD \ AB	00	01	11	10
00	1	0	0	1
01	0	1	0	0
11	1	1	1	1
10	1	1	1	1

What is sum of products of given K-map?

A. C + A'BD + B'D'

B. C + AB'D' + BD

C. D + AB'D' +B'D

D. None of the above

Question 138

IEEE Standard 754 floating point is the most common representation today for real numbers on computers. The diagram below shows these parts are stored in memory:



The IEEE 754 standard includes special cases for numbers that are difficult to represent, such as 0

because it lacks an implicit leading 1. Consider the following situations for IEEE Standard 754 floating point:

Exponent	Mantissa	Object Represented
Value of 0 (i.e. Stored Value == Bias)	All Bits Set to 0	Code-1
Value of 0 (i.e. Stored Value == Bias)	Non-Zero	Code-2
All Bits Set to 1	All Bits Set to 0	Code-3
All Bits Set to 1	Non-Zero	Code-4

Which of the following option is not correct?

A Code-1 represented number Zero

B Code-2 represented +/- Denormalized number

C Code-3 represented +/- Infinity

D Code-4 represented number Zero

Question 139

Consider following counters: Counter-1:



Counter-2:



Which of the following option is correct?

A Counter-1 is a three-bit "counter" which counts 0, 1, 2, 4, 5, 7, 0, ... and Counter-2 is a three-bit "counter" which counts 0, 3, 6, 1, 4, 7, 2, 5, 0, 3, ...

B Counter-1 is a three-bit "counter" which counts 0, 2, 6, 1, 4, 7, 2, 5, 0, 2, ... and Counter-2 is a three-bit "counter" which

counts 0, 1, 2, 4, 5, 7, 0, ...

C Counter-1 is a three-bit "counter" which counts 0, 3, 6, 1, 4, 7, 2, 5, 0, 3, ... and Counter-2 is a three-bit "counter" which counts 0, 1, 2, 4, 5, 7, 0, ...

D Counter-1 is a three-bit "counter" which counts 0, 3, 6, 1, 4, 7, 2, 5, 0, 3, ... and Counter-2 is a three-bit "counter" which counts 0, 1, 2, 3, 5, 6, 0, ...

Question 140

Consider the following statements regarding counters:

```
S1 : The Hamming distance of an Overbe
     and the Hamming distance of a Joh
S2 : Only output sequence 0, 8, 12, 14
     in Overbeck counter but not outpu
S3 : A binary counter can represent 2^
     where N is the number of bits in
     whereas an Overbeck counter can r
     and a Johnson counter can represe
```

A Only S1, S2 are false and S3 is true

B Only S2, S3 are false and S1 is true

C Only S1, S3 are false and S2 is true

D All S1, S2, and S3 are true

Question 141

If w, x, y, z are boolean variables, then which of the following in CORRECT?

A wx + w(x+y) + x(x+y) = w + xy

B (wx'(y + z'))' + w'x = w' + x + y'z

C (wx'(y + xz') + w'x')y = xy'

D (w + y)(wxy + wyz) = wxy + xyz

Question 142

Let ⊕ and ⊙ denote the Exclusive OR and Exclusive NOR operations, respectively. Which one of the following is NOT CORRECT?

(A) $\overline{P \oplus Q} = P \odot Q$
(B) $\bar{P} \oplus Q = P \odot Q$
(C) $\bar{P} \oplus \bar{Q} = P \oplus Q$
(D) $(P \oplus \bar{P}) \oplus Q = (P \odot \bar{P}) \odot \bar{Q}$

A A

B B

C C

D D

Question 143

Consider the sequential circuit shown in the figure, where both flip-flops used are positive edge-triggered D flip-flops.



The number of states in the state transition diagram of this circuit that have a transition back to the same state on some value of "in" is _____ . **Note -** This was Numerical Type question.

A 2

B 3

C 4

D None

Question 144

Consider the minterm list form of a Boolean function F given below.

```
F(P, Q, R, S) = Σm(0, 2, 5, 7, 9, 11)
```

Here, m denotes a minterm and d denotes a don't care term. The number of essential prime implicants of the function F is _____ .
Note:
This was Numerical Type question.

A 1

B 2

C 3

D 4

Question 145

Let m=$(313)_4$ and n=$(322)_4$. Find the base 4 expansion of m+n.

A $(635)_4$

B $(32312)_4$

C $(21323)_4$

D $(1301)_4$

Question 146

The Boolean function with the Karnaugh map

CD \ AB	00	01	11	10
00	0	1	1	0
01	0	1	1	1
11	1	1	1	1
10	0	1	1	0

is:

A (A+C).D+B

B (A+B).C+D

C (A+D).C+B

D (A+C).B+D

Question 147

The output of the following combinational circuit is





F.

The value of F is :

A $P_1+P'_2P_3$

B $P_1+P'_2P'_3$

C $P_1+P_2P'_3$

D $P'_1+P_2P_3$

Question 148

A computer with 32 bit word size uses 2s complement to represent numbers. The range of integers that can be represented by this computer is

A -2^{32} to 2^{32}

B -2^{31} to $2^{32}-1$

C -2^{31} to $2^{31}-1$

D $-2^{31}-1$ to $2^{32}-1$

Question 149

Let M = 11111010 and N = 00001010 be two 8 bit two's complement number. Their product in two's complement is

A 11000100

B 10011100

C 10100101

D 11010101

Question 150

A 32 bit adder is formed by cascading 4 bit CLA adder. The gate delays (latency) for getting the sum

bits is

A 16

B 18

C 17

D 19

Question 151

Which of the following set of components is sufficient to implement any arbitrary Boolean function? a) XOR gates, NOT gates b) 2 to 1 multiplexers c) AND gates, XOR gates, 1 d) Three-input gates that output (A.B)+C for the inputs A, B and C.

A a and d

B b and c

C c

D All a, b, c and d

Question 152

Quadrature Amplitude Modulation means changing both:

A Frequency and phase of the carrier.

B Frequency and Amplitude of the carrier.

C Amplitude and phase of the carrier.

D Amplitude and Wavelength of the carrier.

Question 153

What is the minimum number of two-input NAND gates used to perform the function of two input OR gate, **ISRO 2017**

A One

B Two

C Three

D Four

Question 154

When two n-bit binary numbers are added the sum will contain at the most, **ISRO 2017**

A n bits

B (n + 3) bits

C (n + 2) bits

D (n + 1) bits

Question 155

The 2-input XOR has a high output only when the input values are, **ISRO 2017**

A low

B high

C same

D different

Question 156

Convert the octal number 0.4051 into its equivalent decimal number.

A 0.5100098

B 0.2096

C 0.52

D 0.4192

Question 157

The hexadecimal equivalent of the octal number 2357 is :

A 2EE

B 2FF

C 4EF

D 4FE

Question 158

The dynamic hazard problem occurs in

A combinational circuit alone

B sequential circuit only

C Both (a) and (b)

D None of the above

Question 159

The circuit given below in the figure below is

A An oscillating circuit and its output is square wave

B The one whose output remains stable in '1' state

C The one having output remains stable in '0' state

D has a single pulse of three times propagation delay

Question 160

The Excess-3 code is also called

A Cyclic Redundancy Code

B Weighted Code

C Self-Complementing Code

D Algebraic Code

Question 161

The simplified SOP (Sum of Product) form the Boolean expression (P + Q' + R')(P + Q + R)(P + Q + R')

A (P'Q + R)

B (P + QR')

C (P Q' + R)

D (PQ + R)

Question 162

Which of the following binary number is the same as its 2's complement?

A 1010

B 0101

C 1000

D 1001

Question 163

The functional difference between SR flip-flop and JK flip-flop is that

A JK Flip-flop is faster than SR flip-flop

B JK flip-flop has a feedback path

C JK flip-flop accepts both inputs 1

D none of them

Question 164

Which of the given number has its IEEE-754 32 bit

floating point representation as 0 10000000 110 0000 0000 0000 0000 0000

A) 2.5

B) 3.0

C) 3.5

D) 4.5

Question 165

The range of integers that can be represented by an n bit 2's complement number system is: **ISRO 2015**

A) -2^{n-1} to $2^{n-1}-1$

B) $-(2^{n-1}-1)$ to $(2^{n-1}-1)$

C) -2^{n-1} to 2^{n-1}

D) $-(2^{n-1}+1)$ to $(2^{n-1}-1)$

Question 166

A modulus -12 ring counter requires a minimum of

A) 10 flip-flops

B) 12 flip-flops

C) 8 flip-flops

D) 6 flip-flops

Question 167

The complement of the Boolean expression AB (B'C + AC) is , **ISRO 2015**

A) (A' + B') + (B + C')(A' + C')

B) (A' + B') + (BC' + A'C')

C) (A' + B')(B + C') + (A + C')

D) (A + B)(B' + C)(A + C)

Question 168

If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will be, **ISRO 2015**

A 0, 17

B 16, 1

C 1, 16

D 8, 8

Question 169

Minimum number of multiplexers required to realize the following function,f = A'B'C + A'B'C' Assume that inputs are available only in true form and Boolean constant 1 and 0 are available. **ISRO 2015**

A 1

B 2

C 3

D 7

Question 170

The number of 1's in the binary representation of (3*4096 + 15*256 + 5*16 + 3) are: **ISRO 2015**

A 8

B 9

C 10

D 12

Question 171

The boolean expression AB + AB'+ A'C + AC is independent of the boolean variable

A) A

B) B

C) C

D) None of these

Question 172

The octal number 326.4 is equivalent to

A) $(214.2)_{10}$ and $(D6.8)_{)16}$

B) $(212.5)_{10}$ and $(D6.8)_{)16}$

C) $(214.5)_{10}$ and $(D6.8)_{)16}$

D) $(214.5)_{10}$ and $(D6.4)_{)16}$

Question 173

Which of the following is the most efficient to perform arithmetic operations on the numbers?

A) Sign-magnitude

B) 1′s complement

C) 2′s complement

D) 9′s complement

Question 174

The Karnaugh map for a Boolean function is given as

AB \ CD	C`D`	C`D	CD	CD`
A`B`	0	0	0	0
A`B	0	0	1	0
AB	1	1	1	1

AB`	0	1	1	1

The simplified Boolean equation for the above Karnaugh Map is

A AB + CD + A`B + AD

B AB + AC + AD + BCD

C AB + AD + BC + ACD

D AB + AC + BC + BCD

Question 175

Which of the following logic operations is performed by the following given combinational circuit?



A EXCLUSIVE-OR

B EXCLUSIVE-NOR

C NAND

D NOR

Question 176

Match the following:

List – I		List – II
a.	Controlled Inverter	i. a circuit that can add 3 bits
b.	Full adder	ii. a circuit that can add two binary numbers
c.	Half adder	iii. a circuit that transmits a binary word or its 1's complement
d.	Binary adder	iv. a logic circuit that adds 2 bits

Codes :

	a	b	c	d
(1)	iii	ii	iv	i
(2)	ii	iv	i	iii
(3)	iii	iv	i	ii
(4)	iii	i	iv	ii

A (1)

(1)

B (2)

C (3)

D (4)

Question 177

Consider the logic circuit given below:



Image
Q = ?

A A'C + BC ' + CD

B ABC + C'D

C AB + BC' + BD'

D AB' + AC' + C'D

Question 178

Consider the following sequential circuit



Circuit
What are the values of $Q_0$and Q_1 after 4 clock cycles if the initial values are 00 ? **ISRO 2014**

A 11

B 01

C 10

D 00

Question 179

The output of a tristate buffer when the enable input in 0 is

A Always 0

B Always 1

C Retains the last value when enable input was high

D Disconnected state

Question 180

How many different BCD numbers can be stored in 12 switches? (Assume two position or on-off switches)

A 2^{12}

B $2^{12}-1$

C 10^{12}

D 10^{3}

Question 181

A ripple counter is a (n):

A Synchronous Counter

B Asynchronous counter

C Parallel counter

D None of the above

Question 182

The output of the following combinational circuit



is:

A X . Y

B X + Y

C X ⊕ Y

D (X ⊕ Y)`

Question 183

If the maximum output voltage of a DAC is V volts and if the resolution is R bits then the weight of the most significant bit is

A $V(2^R - 1)$

B $(2^{R-1}).V(2^R - 1)$

C $(2^{R-1}).V$

D $V(2^{R-1})$

Question 184

Consider the logic circuit given below.



The inverter, AND and OR gates have delays of 6, 10 and 11 nanoseconds respectively. Assuming that

wire delays are negligible, what is the duration of glitch for Q before it becomes stable?

A 5

B 11

C 16

D 17

Question 185

Which of the following is not valid Boolean algebra rule?

A $X.X = X$

B $(X + Y).X = X$

C $\bar{X} + XY = Y$

D $(X + Y).(X + Z) = X + YZ$

Question 186

Which of the following logic expressions is incorrect?

A $1 \oplus 0 = 1$

B $1 \oplus 1 \oplus 1 = 1$

C $1 \oplus 1 \oplus 0 = 1$

D $1 \oplus 1 = 0$

Question 187

The IEEE-754 double-precision format to represent floating point numbers, has a length of _____ bits.

A 16

B 32

C 48

D 64

Question 188

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock.

A No change

B Set

C Reset

D Toggle

Question 189

A multiplexer combines four 100-Kbps channels using a time slot of 2 bits. What is the bit rate?

A 100 Kbps

B 200 Kbps

C 400 Kbps

D 1000 Kbps

Question 190

Which logic gate is used to detect overflow in 2's complement arithmetic? **ISRO 2013**

A OR gate

B AND gate

C NAND gate

D XOR gate

Question 191

When two BCD numbers 0x14 and 0x08 are added what is the binary representation of the resultant number? **ISRO 2013**

A 0x22

B 0x1c

C 0x16

D results in overflow

Question 192

The number 1102 in base 3 is equivalent to 123 in which base system? **ISRO 2013**

A 4

B 5

C 6

D 8

Question 193

Any set of boolean operators that is sufficient to represent all boolean expressions is said to be complete. Which of the following is not complete? **ISRO 2013**

A {NOT, OR}

B {NOR}

C {AND, OR}

D {AND, NOT}

Question 194

Which of the following is a sequential circuit?

A Multiplexer

B Decoder

C Counter

D Full adder

Question 195

The most simplified form of the boolean function, x (A,B,C,D) = Σ (7,8,9,10,11,12,13,14,15) (expressed in sum of minterms) is? **ISRO 2013**

A A + A'BCD

B AB + CD

C A + BCD

D ABC + D

Question 196

How many programmable fuses are required in a PLA which takes 16 inputs and gives 8 outputs? It has to use 8 OR gates and 32 AND gates.

A 1032

B 776

C 1284

D 1536

Question 197

In a three stage counter, using RS flip flops what will be the value of the counter after giving 9 pulses to its input? Assume that the value of counter before giving any pulses is 1.

A 1

B 2

C 9

D 10

Question 198

The voltage ranges for a logic high and a logic low in RS-232 C standard is

A Low is 0.0V to 1.8V, High is 2.0V to 5.0V

B Low is -15.0V to -3.0V, High is 3.0V to 15.0V

C Low is 3.0V to 15.0V, High is -3.0V to -15.0V

D Low is 2.0V to 5.0V, High is 0.0V to 1.8V

Question 199

The binary equivalent of the decimal number 42.75 is, **ISRO 2013**

A 101010.110

B 100110.101

C 101010.101

D 100110.110

Question 200

Evaluate (X xor Y) xor Y?

A All 1's

B All 0's

C X

D Y

Question 201

What is the decimal value of the floating-point number C1D00000 (hexadecimal notation)?
(Assume 32-bit, single precision floating point IEEE representation)

A 28

B -15

C -26

D -28

Question 202

In Boolean algebra, rule (X+Y)(X+Z) =

A Y+XZ

B X+YZ

C XY+Z

D XZ+Y

Question 203

How many 3-to-8 line decoders with an enable input are needed to construct a 6-to-64 line decoder without using any other logic gates?

A 7

B 8

C 9

D 10

Question 204

The output expression of the following gate network is



Figure

A X. Y + X' Y'

B X. Y + X. Y

C X. Y

D X + Y

Question 205

When n-type semiconductor is heated?

A number of electrons increases while that of holes decreases

B number of holes increases while that of electrons decreases

C number of electrons and holes remain the same

D number of electron and holes increases equally

Question 206

In an RS flip-flop, if the S line (Set line) is set high (1) and the R line (Reset line) is set low (0), then the

state of the flip-flop is

A Set to 1

B Set to 0

C No change in state

D Forbidden

Question 207

Logic family popular for low power dissipation

A CMOS

B ECL

C TTL

D DTL

Question 208

The range of integers that can be represented by n bit 2's complement number system is:

A -2^{n-1} to $(2^{n-1} - 1)$

B $-(2^{n-1} - 1)$to $(2^{n-1} - 1)$

C -2^{n-1} to (2^{n-1})

D $-(2^{n-1} + 1)$to $(2^{n-1} - 1)$

Question 209

The switching expression corresponding to f (A,B,C,D) = Σ(1, 4, 5, 9, 11, 12) is:

A BC'D' + A'C'D + AB'D

B ABC' + ACD + B'C'D

C ACD' + A'BC' + AC'D'

D A'BD + ACD' + BCD'

Question 210

Consider the following boolean function of four variables, f (w, x, y,z) = Σ(1, 3, 4, 6, 9, 11, 12, 14], the function is

A Independent of one variable

B Independent of two variables

C Independent of three variables

D Dependent on all variables

Question 211

A processor that has carry, overflow and sign flag bits as part of its program status word (PSW) performs addition of the following two 2's complement numbers 01001101 and 11101001. After the execution of this addition operation, the status of the carry, overflow and sign flags, respectively will be

A 1, 1, 0

B 1, 0, 0

C 0, 1, 0

D 1, 0, 1

Question 212

The addition of 4-bit, two's complement, binary numbers 1101 and 0100 results in

A 0001 and an overflow

B 1001 and no overflow

C 0001 and no overflow

D 1001 and an overflow

Question 213

What is the bandwidth of the signal that ranges from 40 kHz to 4 MHz

A 36 MHz

B 360 kHz

C 3.96 MHz

D 396 kHz

Question 214

The Boolean theorem AB + A'C + BC = AB + A'C corresponds to

A (A + B) · (A' + C) · (B + C) = (A + B) · (A' + C)

B AB + A'C + BC = AB + BC

C AB + A'C + BC = (A + B) · (A '+ C) · (B + C)

D (A + B) · (A' + C) · (B + C) = AB + A'C

Question 215

In the given network of AND and OR gates, f can be written as



A $X_0X_1X_2 \dots X_n + X_1X_2 \dots X_n + X_2X_3 \dots X_n + \cdots + X_n$

B $X_0X_1 + X_2X_3 + \dots X_{n-1}X$

C $X_0 + X_1 + X_2 + \cdots + X_n$

D $X_0X_1 + X_3 \dots X_{n-1} + X_2X_3 + X_5 \dots X_{n-1} + \cdots + X_{n-2}X_{n-1} + X_n$

Question 216

If $N^2 = (7601)_8$ where N is a positive integer, then the value of N is

A $(241)_5$

B $(143)_6$

C $(165)_7$

D $(39)_{16}$

Question 217

If $(12x)_3 = (123)_x$, then the value of x is

A 3

B 3 or 4

C 2

D None of these

Question 218

The advantage of MOS devices over bipolar devices is that

A it allows higher bit densities and also cost effective

B it is easy to fabricate

C it is higher-impedance and operational speed

D all of these

Question 219

How many 2-input multiplexers are required to construct a 2^{10} input multiplexer?

A 1023

B 31

C 10

D 127

Question 220

A computer uses 8 digit mantissa and 2 digit exponent. If a = 0.052 and b = 28E + 11 then b + a - b will

A result in an overflow error

B result in an underflow error

C be 0

D be 5.28 E + 11

Question 221

The Boolean expression (A + C')(B'+ C') simplifies to

A C' + AB'

B C' (A' + B)

C B'C' + AB'

D None of these.

Question 222

In the expression A'(A' + B') by writing the first term A as A + 0, the expression is best simplified as

A A + AB

B AB

C A'

D A + B

Question 223

The logic operations of two combinational circuits in Figure-I and Figure-II are



Figure -I



Figure -II

A entirely different

B identical

C complementary

D dual

Question 224

The output Y of the given circuit



- [ ] 1
- [ ] 0
- [ ] X
- [ ] X'

Submit

Question 225

Which of the following is not a valid rule of XOR?

- A) 0 XOR 0 = 0
- B) 1 XOR 1 = 1
- C) 1 XOR 0 = 1
- D) B XOR B = 0

Question 226

Which of the following is termed as minimum error code

- A) Binary code
- B) Gray code
- C) Excess 3 code
- D) Octal code

Question 227

The number of flip-flops required to design a modulo - 272 counter is:

A 8

B 9

C 27

D 11

Question 228

The process of dividing an analog signal into a string of discrete outputs, each of constant amplitude, is called:

A Strobing

B Amplification

C Conditioning

D Quantization

Question 229

The Boolean expression Y = (A + B' + A'B)C' is given by

A AC'

B BC'

C C'

D AB

Question 230

The circuit shown in the following figure realizes the function





Fig

A ((A + B)' + C)(D'E')

B ((A + B)' + C)(DE')

C (A + (B + C)')(D'E)

D (A + B + C')(D'E')

Question 231

The circuit shown in the given figure is a



A full adder

B full subtracter

C shift register

D decade counter

Question 232

When two numbers are added in excess-3 code and the sum is less than 9, then in order to get the correct answer it is necessary to

A subtract 0011 from the sum

B add 0011 to the sum

C subtract 0110 from the sum

D add 0110 to the sum

Question 233

The characteristic equation of an SR flip-flop is given by

A $Q_{n+1} = S + RQ_n$

B $Q_{n+1} = RQ'_n + SQ_n$

C $Q_{n+1} = S' + RQ_n$

D $Q_{n+1} = S + R'Q_n$

Question 234

The number of digit 1 present in the binary representation of

$3 \times 512 + 7 \times 64 + 5 \times 8 + 3$

A 8

B 9

C 10

D 12

Question 235

If the bandwidth of a signal is 5 kHz and the lowest frequency is 52 kHz, what is the highest frequency

A 5 kHz

B 10 kHz

C 47 kHz

D 57 kHz

Question 236

0.75 decimal system is equivalent to _____ in octal system

A 0.60

B 0.52

C 0.54

D 0.50

Question 237

In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in

A Q = 0, Q\' = 1

B Q = 1, Q\' = 0

C Q = 1, Q\' = 1

D Indeterminate states

Question 238

Ring counter is analogous to

A Toggle Switch

B Latch

C Stepping Switch

D S-R flip flop

Question 239

The output 0 and 1 level for TTL Logic family is approximately

A 0.1 and 5V

B 0.6 and 3.5 V

C 0.9 and 1.75 V

D -1.75 and 0.9 V

Question 240

Consider a computer system that stores a floating-point numbers with 16-bit mantissa and an 8-bit exponent, each in two's complement. The smallest and largest positive values which can be stored are

A 1×10^{-128} and $2^{15} \times 10^{15}$

B 1×10^{-256} and $2^{15} \times 10^{255}$

C 1×10^{-128} and $2^{15} \times 10^{127}$

D 1×10^{-128} and $2^{15} - 1 \times 10^{127}$

Question 241

The Hexadecimal equivalent of 01111100110111100011 is

A CD73E

B ABD3F

C 7CDE3

D FA4CD

Question 242

The BCD adder to add two decimal digits needs minimum of

A 6 full adders and 2 half adders

B 5 full adders and 3 half adders

C 4 full adders and 3 half adders

D 5 full adders and 2 half adders

Question 243

The Excess-3 decimal code is a self-complementing code because (1)The binary sum of a code and its 9′s complement is equal

to 9. (2)It is a weighted code. (3)Complement can be generated by inverting each bit pattern. (4)The binary sum of a code and its 10's complement is equal to 9.

A (1)

B (2) and (3)

C (1) and (3)

D All are correct.

Question 244

The range of representable normalized numbers in the floating point binary fractional representation in a 32-bit word with 1-bit sign, 8-bit excess 128 biased exponent and 23-bit mantissa is

A 2^{-128} to $(1-2^{-23})\times 2^{127}$

B $(1-2^{-23})\times 2^{-127}$ to 2^{128}

C $(1-2^{-23})\times 2^{-127}$ to 2^{23}

D 2^{-129} to $(1-2^{-23})\times 2^{127}$

Ace GATE 2027

Logic Gate in Digital logic PYQ QUIZ GATE CS

GATE ||Digital Logic || Logic GATE || PYQ (2010-2025)

GATE EC ||DIGITAL LOGIC || LOGIC GATE AND MINIMIAZATION

GATE EC || DIGITAL LOGIC ||

The period of a signal is 10 ms. What is its frequency in Hertz?

A 10

B 100

C 1000

D 10000

Question 246

'FAN IN' of a component A is defined as

A Count of the number of components that

LOGIC FAMILY || PYQS (2000-2025)

GATE || DIGITAL LOGIC || LOGIC GATE || PYQ (2010 TO 2025)

Digital Logic GATE CS PYQ Quiz

Number System in Digital logic PYQ quiz GATE CS

GATE EC || DIGITAL LOGIC || NUMBER SYSTEM || PYQ (2000-25)

GATE EC || DIGITAL LOGIC || PYQS (ALL)

GATE EC|| DIGITAL LOGIC || COMBINATIONAL CIRCUIT || PYQS(2000-2025)

A can call, or pass control, to a component A

B Number of components related to component A

C Number of components dependent on component A

D None of the above

Question 247

In the diagram above, the inverter (NOT gate) and the AND-gates labeled 1 and 2 have delays of 9, 10 and 12 nanoseconds(ns), respectively. Wire delays are negligible. For certain values of a and c, together with certain transition of b, a glitch (spurious output) is generated for a short time, after which the output assumes its correct value. The duration of the glitch is

A 7 ns

B 9 ns

C 11 ns

D 13 ns

Question 248

Any set of Boolean operators that is sufficient to represent all Boolean expressions is said to be complete. Which of the following is not complete?
ISRO 2018

A { AND, OR }

B { AND, NOT }

C { NOT, OR }

D { NOR }

Question 249

If a variable can take only integral values from 0 to n, where n is an integer, then the variable can be represented as a bit-field whose width is (the log in the answers are to the base 2, and [log n] means the floor of log n)

A [log(n)] + 1 bits

B [log (n-1)) + 1 bits

C [log (n+1)] + 1 bits

D None of the above

Question 250

Given $\sqrt{224}_r = 13_r$ the value of radix r is, **ISRO 2018**

A 10

B 8

C 6

D 5

Question 251

In RS flip-flop, the output of the flip-flop at time (t+1) is same as the output at time t, after the occurrence of a clock pulse if:

A S=R=1

B S=0, R=1

C S=1, R=0

D S=R=0

Question 252

Match the terms in List - I with the options given in List - II :
codes:

List - I	List - II
(a)Decoder	(i)1 line to 2^n lines
(b)Multiplexer	(ii)n lines to 2^n lines
(c)De multiplexer	(iii)2^n lines to 1 line
	(iv)2^n lines to 2^{n-1} lines

	(a)	(b)	(c)
(1)	(ii)	(i)	(iii)
(2)	(ii)	(iii)	(i)
(3)	(ii)	(i)	(iv)
(4)	(iv)	(ii)	(i)

A (1)

B (2)

C (3)

D (4)

Question 253

What does the following logic diagram represent?



A Synchronous Counter

B Ripple Counter

C Combinational Circuit

D Mod 2 Counter

Question 254

The hexadecimal equivalent of the binary integer number 110101101 is:

A D24

B 1BD

C 1AE

D 1AD

Question 255

Perform the following operation for the binary equivalent of the decimal numbers (-14) + (-15)

equivalent of the decimal numbers $(-14)_{10}+(-15)_{10}$
The solution in 8 bit representation is:

A 11100011

B 00011101

C 10011101

D 11110011

Question 256

Simplify the following using K-map : F (A, B, C, D) = Σ (0, 1, 2, 8, 9, 12, 13) d (A, B, C, D) = Σ (10, 11, 14, 15) d stands for don't care condition.

A A + B` D `+ BC

B A + B` D` + B` C`

C A + B` C`

D A` + B` C `+ B` D`

Question 257

Let the representation of a number in base 3 be 210. What is the hexadecimal representation of the number?

A 15

B 21

C D2

D 528

Question 258

Consider a 3-bit counter, designed using T flip-flops, as shown below:





Assuming the initial state of the counter given by PQR as 000, what are the next three states?

A) 011,101,000

B) 001,010,111

C) 011,101,111

D) 001,010,000

Question 259

The format of the single-precision floating point representation of a real number as per the IEEE 754 standard is as follows:



Which one of the following choices is correct with respect to the smallest normalized positive number represented using the standard?

A) exponent =00000000 and mantissa =00000000000000000000000

B) exponent =00000000 and mantissa =00000000000000000000001

C) exponent =00000001 and mantissa =00000000000000000000000

D) exponent =00000001 and mantissa =00000000000000000000001

Question 260

Which one of the following circuits implements the Boolean function given below?

```
f(x,y,z) = m0 + m1 + m3 + m4 + m5 + m6
```

where mi is the ith minterm.

(A)





A

B

C

D

Question 261

Choose the correct choice(s) regarding the following proportional logic assertion S:

$S: ((P \wedge Q) \rightarrow R) \rightarrow ((P \wedge Q) \rightarrow (Q \rightarrow R))$

- [ ] S is neither a tautology nor a contradiction
- [ ] S is a tautology
- [ ] S is a contradiction
- [ ] The antecedent of S is logically equivalent to the consequent of S

Submit

Question 262

If x and y are two decimal digits and $(0.1101)_2 = (0.8xy5)_{10}$, the decimal value of x+y is _____ .

3

B 4

C 1

D 2

Question 263

Consider a Boolean function f(w,x,y,z) such that

```
f(w,0,0,z) = 1
f(1,x,1,z) = x+z
f(w,1,y,z) = wz+y
```

The number of literals in the minimal sum-of-products expression of f is _____ .

A 6

B 3

C 8

D 1

Question 264

Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. For the operation R1+R2, which one of the following values of R1 and R2 gives an arithmetic overflow?

A R1 = 1011 and R2 = 1110

B R1 = 1100 and R2 = 1010

C R1 = 0011 and R2 = 0100

D R1 = 1001 and R2 = 1111

Tags: Computer Organization and Architecture

There are 264 questions to complete.

Take a part in the ongoing discussion

View All Discussion