








D

D







Cboot sizing:
 AO3400A Gate Charge = 7nC max
 $C_{ext} = 7nC / (12V V_{batt}) = 600pF$
 $C_{boot} >> C_{ext}$
 $C_{boot} = 1000nF$

Originally, I wanted to avoid the bootstrap circuit and use PFETs on the top side.
 But the IRS2003 has a dead-zone prevention, and since the PFETs are on
 when the gate is GND, it wouldn't work logically.

Also, the bootstrap works not as a "voltage doubler", but by adding V_{batt}
 to the source voltage of the top mosfet. Since V_{batt} is around 12V
 we'll always get a well-turned on mosfet.

Inductor sizing:
 Assume an 80khz pwm cycle.
 We know we have a roughly 20V charging voltage
 12V discharging voltage.
 Need around 60uH for BCM operation



$V_{refint} = 1.224V$
 We want the comparator to trigger when VS_A is
 just below the 16V IDS voltage.
 $15.8V * (4700 / (56000 + 4700)) = 1.224$

Sheet: /BuckBoost/
 File: buckboost.kicad_sch

Title:

Size: A4


Date:

KiCad E.D.A. 8.0.3

Rev:

Id: 4/6

Multiplex any of the cell voltages to a single voltage divider and ADC pin
This makes it possible to get a really good comparison as long as the ADC is linear
75 ohm resistor to prevent large currents



You want ~1/6 ratio so that 12V comes to around 2V.
1.5kohm max total impedance, because you are sampling frequently
(Impedance goes to charge ~20pf adc capacitor, so that takes time, limiting sampling rate)
(Also, at 80khz sampling rate, you have ~4uA current, to charge the 20pf capacitor, leading to voltage drop)

Sheet: /ADC/
File: adc.kicad_sch

Title:

Size: A4 Date:

KiCad E.D.A. 8.0.3

Rev:

Id: 6/6