

Instruction Set Architecture (ISA)

- ✧ Programmer's view of computer (functionality)
instruction set, data types, memory model
instruction format, addressing modes
- ✧ Binary compatibility: $ISA_{old} \subseteq ISA_{new}$

✧ Instruction set

Data movement

registers \leftrightarrow memory
registers \leftrightarrow registers

computation

arithmetic
logic

flow control

branch (cond)
subroutine call

(Ex)

$R[s1] \leftarrow M[R[s0]]$

lw \$s1, 0(\$s0)

$R[s0] \leftarrow R[s0] + 4$

addi \$s0, \$s0, 4

if ($R[s0] == R[s3]$), $PC \leftarrow \text{SOME ADDRESS}$

beq \$s0, \$s3, SOMEADDRESS


More examples in coming classes (above is MIPS)

✧ Data types

signed / unsigned integers : byte, half word, word
(1) (2) (4)

floating-point numbers : float, double
(4) (8)

* Memory model : word = $b_3 b_2 b_1 b_0$ (bytes)
MSB LSB



Big Endian

Little Endian

(Ex Mainframes, workstations
 (SUN SPARC))


Microprocessors
 (eg Intel IA-32)

Network protocols (eg TCP)


Most modern ISA support both : Bi-Endian
 (eg ARM, MIPS)
 Intel IA-64

* Word alignment (data at address divisible by its size)

struct { char s; float x; } A[N];



No alignment



Word aligned

★ Instruction format: opcode

Bit layout of executable instruction (more next class)

Variable width

+ Flexible

- slow decode/execution

(Ex Intel/AMD)

Fixed width



- Not very flexible

+ fast decode/execution

ARM, MIPS, SPARC



★ Instruction format: operands

- Accumulator machine




(Ex "Early day microprocessors" eg Intel 8080 / MC6800)

- Memory access machine



(Ex Minicomputers, mainframes, later Intel/AMD processors
CISC: Complex Instruction Set Computer)

- General register machine



(Ex Mid 1980s idea: MIPS + ARM, SPARC)

RISC: Reduced Instruction Set Computer

* Addressing modes: Effective address = operand address

- Immediate $R[ra] \leftarrow \text{const}$ OPCODE | Ra | $\pm \text{const}$

- direct $R[ra] \leftarrow M[\text{const}]$

- indirect $R[ra] \leftarrow M[M[\text{const}]]$


Note: Constant must either be "full address width"
 or automatically expanded to such a width in
 combination with some other instruction that adds
 missing information (eg $(\text{ADDR1} \ll 16) | \text{ADDR2}$)

Q: Which addressing mode is equiv. to data variable?
 How about pointer and pointer-to-pointer?

Q: Which is really bad for pipelined CPU?

- Register

$$R[ra] \leftarrow R[rb] + R[rc]$$



Const?

- Register direct

$$R[ra] \leftarrow M[R[rb]]$$

- Base plus offset

$$R[ra] \leftarrow M[R[rb] + \text{Const}]$$

(aka displacement)

- Base plus index

$$R[ra] \leftarrow M[R[rb] + R[rc]]$$

Q: How could the above be used to access an array?


$p = A, *p++$

$A[0], A[1]$


$$A[i] \equiv *(A+i)$$

- PC relative

$$R[ra] \leftarrow M[PC + \text{Const}]$$



$$PC \leftarrow M[PC + \text{Const}]$$



(Bigger displacement)

- Auto increment / decrement + Before / after use

$$*p++: R[ra] \leftarrow M[R[rb]], \quad R[rb] \leftarrow R[rb] + 4$$

$$*(++p): R[rb] \leftarrow R[rb] + 4, \quad R[ra] \leftarrow M[R[rb]]$$

Modern ISA Examples

(Dominant market)



- Intel / AMD IA-32 / IA-64 PCs, Laptops, Servers
CISC (x86)
- MIPS (Microproc w/o interlocked pipelined stage)
RISC Embedded systems
 (Ex Automotive, home entertainment
 network routers, gaming devices)
- ARM (Acorn → Advanced RISC Machine)
RISC (CISC) Smart phones, tablets

MIPS Overview

- See mips-reference 1, 2
- MARS Simulator / Tools / MIPS X-ray