## Instruction Set Architecture (ISA)

- A Programmer's view of computes (functionality)
  instruction set, data types, memory model
  instruction format, addressing modes
- A Birary compatibility: ISAold & ISAncw
- 4 Instruction set

Data movement computation flow control

(registers +> memory anthmetic branch (cora)

registers +> registers logic subroutine can

(84

 $R[SI] \leftarrow M[R[SØ]]$   $R[SØ] \leftarrow R[SØ] + 4$ IW \$SI, O(\$SØ) addi \$SØ, \$SØ, 4


if [R[so] == R[s3]), PC ← SOME ADDRESS beg \$SØ, \$S3, SOMEADDRESS

More examples in comming classes (above is MIPS)

A Data types

Signed / unsigned integers: byte, halfword, word
(1) (2) (4)

floating-point numbers: float, double (4) (8)



## A Instruction format: opcode

Bit ayout of executable instruction (more next class)

Variable width

+ Flexible


- Not very flexible

- Slow decode/execution + fast decode/execution


(Ex Intel/AMD.

ARM, MIPS, SPARC


## & Instruction format: operands



(Ex "Early day micropiocessor" eg Intel 8080/MC6800



(Ex Minicomputers, mainformes, later Intel/AMD processors CISC: Compux Instruction Set Computer



(Ex Mid 1980s idea: MIPS + ARM, SPARC

RISC: Reduced Instruction set Computer

- & Addressing modes: Effective address = operand address
  - Immediate R[ra] + const OPCODE | Ra | ± const
- direct R[ra] + M[const]
- indirect R[ra] = M[M[const]]
- Note: Constant must either be "full adduss width"

  a automatically expanded to such a width in

  combination with some other instruction that adds

  missing information (eg (ADDRI << 16) | ADDRZ)
- Q: Which addressing mode is equily to data variable? How about pointer and pointer -to-points?
- a: which is really bad for pipelined cfu?

- Register

const?

R[ra] + R[rb] + R[re] LOPCODE | RO (Rb | Re | X)

- Register direct R[ra] + M[R[rb]]
- Base plus offset R[ra] < M[R[rb] + const] (aka displacement)
- Box pus index R[ra] + M[R[rb] + R[rc]]
- Q: How could the above be used to access an array? P=A, \*P++ A[O], A[i] A[i] = \*(A+i)
- PC relative R[ra] + M[PC + const] OPCOOE | ral + const PC + M[PC + const] | OPLOOK = Const (Bigger duplacement)
- Auto increment / decriment + Before / after use \*p++: R[ra] < M[R[rb]], R[rb] < R[rb] +4 \* (++p): R(16) - R(16) + 4, R(10) - M(R(16))

Modern ISA Examples (Dominant market)

- Intel /AMD IA-32/IA-64 PCs, Laptops, Servers

CISC (x86)

- MIPS (Microproc W/o interlocked pipelined Stage)

RISC

Embedded systems

(Ex Automotive, home entertainment network routers, gaming devices

- ARM (Acorn -> Advanced Risc Machine)

RISC (CISC)

Smart phones, tablets

## MIPS Overnew

- See mips-reference 1, 2
- MARS Simulator / Tools / MIPS X-ray